Fpga spartan verilog projectsработы

Фильтр

Мои последние поисковые запросы
Фильтровать по:
Бюджет
по
по
по
Тип
Навыки
Языки
    Статус работы
    3,266 fpga spartan verilog projects работ(-а,-ы) найдено, цены указаны в USD

    ...эти материалы. 3. Сайт должен уметь обрабатывать флэш 4. Сайт должен уметь нормально отображаться в разных версиях основных браузеров: Mozilla Firefox, Internet Explorer, Spartan, Safari, Opera 5. Сайт должен выдерживать нагрузку в 100 тысяч посещений в день. 6. Сайт должен иметь личный кабинет. Должна быть форма регистрации. 7. Сайт должен содержать

    $1419 (Avg Bid)
    $1419 Ср. ставка
    34 ставки

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $169 (Avg Bid)
    $169 Ср. ставка
    5 ставки
    $407 Ср. ставка
    3 ставки

    Our group wants to implement a game using altera de2 cyclone ii board. Please see the attached file for the details of the game to be implemented.

    $17 (Avg Bid)
    $17 Ср. ставка
    2 ставки

    Responsibilities: 1. Engaged in ARM embedded software development (zynq7000 platform development); 2. Debugging WiFi driver and USB driver 3. Build and compile the ke... Build and compile the kernel driver environment 4. Realize the interaction between PS and PL 5. Porting algorithms to embedded platforms (including but not limited to ARM, FPGA, etc.)

    $2437 (Avg Bid)
    $2437 Ср. ставка
    16 ставки
    FPGA, VDHL coding 4 дней(-я) left
    ПОДТВЕРЖДЕН

    Please contact me if you expert In FPGA, VDHL coding

    $173 (Avg Bid)
    $173 Ср. ставка
    10 ставки

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $88 (Avg Bid)
    $88 Ср. ставка
    5 ставки
    $26 Ср. ставка
    4 ставки
    Verilog simulation of two action-reaction processes 4 дней(-я) left
    ПОДТВЕРЖДЕН

    Verilog simulation of two action-reaction processes

    $30 (Avg Bid)
    $30 Ср. ставка
    4 ставки

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $177 (Avg Bid)
    $177 Ср. ставка
    7 ставки
    LabView LTC Timecode Encoder/Decoder 3 дней(-я) left
    ПОДТВЕРЖДЕН

    ...deconding and encoding. this will be run on an MyRIO unit so should either be written for this or easily ported from another DAQ system. Ideally it would utilise the RT Module and FPGA Module and operate with as little overhead as possible. The VI should be able the, in terms of the decoder, output a string or timestamp with the current real time LTC timecode

    $345 (Avg Bid)
    $345 Ср. ставка
    5 ставки

    How does the parking system work? The p...that i am authorized to park only at level 2 and there is only for example 7 vacant lots for staff in level 2. The system is : FPGA ;Nexys 2 spartan 3E, Camera connected to the FPGA, And the monitor connected via VGA to the FPGA, The gates(pairs of IR sensors) in a bread board as illustrated in the abstract.

    $766 (Avg Bid)
    $766 Ср. ставка
    3 ставки
    FPGA Verilog Programming 2 дней(-я) left

    Need help program FPGA with Artix-7 using Verliog.

    $125 (Avg Bid)
    $125 Ср. ставка
    5 ставки
    $20 / hr Ср. ставка
    3 ставки
    ARM firmware with LINUX for DE10-Nano board 2 дней(-я) left
    ПОДТВЕРЖДЕН

    ARM firmware with LINUX for DE10-Nano board A. Play with the evaluation board 1. Project Owner will provide a P0496 ARM Processor base on Cyclone V SE FPGA computer board (DE10-Nano board). The board will have Ethernet port and SD card. 2. Developer needs to prepare LINUX Kernel to run on embedded computer board with Ethernet TCP/IP to connect with

    $4226 (Avg Bid)
    $4226 Ср. ставка
    22 ставки

    Hey, I need help with Verilog / Vivado FPGA project. I'll send you details.

    $175 (Avg Bid)
    $175 Ср. ставка
    1 ставки

    Implement the Zen Protocol in the FPGA and update the Mining App

    $1220 (Avg Bid)
    $1220 Ср. ставка
    3 ставки

    ...but you also have to write the result to the $rd register as R-type instructions require. Write a structural Verilog on Altera Quartus II tool to implement a 32-bit R-type MIPS. Only structural Verilog is allowed, dataflow and behavioral Verilog is not allowed except for the register module. This means you cannot use assign, ifelse, always, ?: and etc

    $27 (Avg Bid)
    $27 Ср. ставка
    2 ставки

    Need help program FPGA to communicate with TI7200 through SPI, and generate 300 and 100 Hz sine waves to drive two electric coils,

    $508 (Avg Bid)
    $508 Ср. ставка
    14 ставки

    questions on Hardware Design Language and Programmable Logic Regarding Verilog or System Verilog questions. - Writing a function / typdef struct /identifing the types of errors, ... - (pulse width modulation, frequency dividers, counters, sorting, generating a sequence like a Fibonacci sequence, finite state machine, test benches, math functions

    $25 (Avg Bid)
    $25 Ср. ставка
    6 ставки

    Make a serial interface system using Verilog

    $48 (Avg Bid)
    $48 Ср. ставка
    4 ставки

    Use a Verilog and Do exactly what is on the paper and hand me a report with codes, synthesized diagrams, and a description comparing the different state assignments

    $24 (Avg Bid)
    $24 Ср. ставка
    7 ставки
    FPGA Designing Завершено left

    Hello, I need FPGA designing expert. I have complete details of the project. Place your bids, i will share the details with the best bidder. Thank you in advance

    $56 (Avg Bid)
    $56 Ср. ставка
    14 ставки

    We have an in-house trading application which we intend to move to FPGA, using metamako or solarflare fdk

    $80 / hr (Avg Bid)
    $80 / hr Ср. ставка
    1 ставки

    Its a small assignment. If you are an expert and have worked on it before. text me

    $129 (Avg Bid)
    $129 Ср. ставка
    9 ставки
    Project for TIV LAbs 1 день left

    Hi TIV LAbs, I noticed your profile and would like to offer you my project. We can discuss any details over chat. Have you worked on the nexys 4 ddr fpga board?

    $37 (Avg Bid)
    $37 Ср. ставка
    1 ставки

    ...but you also have to write the result to the $rd register as R-type instructions require. Write a structural Verilog on Altera Quartus II tool to implement a 32-bit R-type MIPS. Only structural Verilog is allowed, dataflow and behavioral Verilog is not allowed except for the register module. This means you cannot use assign, ifelse, always, ?: and etc

    $28 (Avg Bid)
    $28 Ср. ставка
    5 ставки
    FPGA X13bcd miner and bitstream Завершено left

    ...looking for someone who can design a FPGA based X13bcd miner to mine X13bcd based coins like BCD. The design should be adaptable for possible changes in the X13bcd algorithm. Use vivado or other software make bitstream for vu9p fpga card with pcie,like xilinx vcu1525. make a miner software for ubuntu or windows. FPGA should be capable of mining with

    $2299 (Avg Bid)
    $2299 Ср. ставка
    10 ставки

    The main aim of the project is to design and simulate a Blackjack game model using VHDL and demonstrate it using Alter Cyclone V SoC. The inputs are taken from the play...demonstrate it using Alter Cyclone V SoC. The inputs are taken from the player using the switches and push buttons while the output is displayed on the 7-segment display of the FPGA.

    $372 (Avg Bid)
    Избранный
    $372 Ср. ставка
    3 ставки
    Solving FPGA output module Завершено left

    1. Design platform: VIVADO 18.2 2. Chip: xcz7020CLG484-1 3. language: Verilog 4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width

    $186 (Avg Bid)
    $186 Ср. ставка
    8 ставки
    Solving FPGA output module Завершено left

    1. Design platform: VIVADO 18.2 2. Chip: xcz7020CLG484-1 3. language: Verilog 4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width

    $150 (Avg Bid)
    $150 Ср. ставка
    6 ставки

    Need to Build the FPGA to HPS DMA code in Arria 10 Intel-Altera FPGA

    $392 (Avg Bid)
    $392 Ср. ставка
    2 ставки
    Trophy icon Design a Logo Завершено left

    Simple Project Need Spartan Head with words [войдите, чтобы посмотреть URL] XXIII Catholic Elementary School. PDF FILE IN WHITE

    $11 (Avg Bid)
    Гарантированный
    fpga pattern generator Завершено left

    fpga pattern generator connected to a pc starting from an evaluation board and an HDL from TI.

    $305 (Avg Bid)
    $305 Ср. ставка
    8 ставки

    Design of a signal generator using verilog hdl. Should be done using Vivado Design Suite . More details in chat.

    $27 (Avg Bid)
    $27 Ср. ставка
    6 ставки
    FPGA Project 2xI2S to SPI Завершено left

    Project target is to have a FPGA to communicate with two I2S codecs and to provide a SPI slave connection conveying the I2S data to and from a local MCU. Testing scripts and test timings for the Altera Quartus environment are required. For the proper testing of the project deliverables, test scripts and test timings need to be created and relevant

    $140 (Avg Bid)
    $140 Ср. ставка
    2 ставки
    Video Compression Using FPGA Завершено left

    I need to perform video compression using FPGA My final aim is to get a .bit or to .bin file so that I can burn the image to my fpga and simply voila.. Kindly visit this link in order to get an insight to the board that I will be using… [войдите, чтобы посмотреть URL] I want video to

    $158 (Avg Bid)
    $158 Ср. ставка
    4 ставки
    Xilinx Vivado project ref. design Завершено left

    I have my FPGA Xilinx Artix 7 XC7A50T development platform for my personal project. It has DDR3, Hi-speed ADC, Hi-speed DAC, UART, SPI(x2), IIC, and an Ethernet MAC. I need a complete design with microBlaze. I can provide a small example xpr prj but not yet finished. I need someone to configure and link the ip together and have it finally synthesis

    $188 (Avg Bid)
    $188 Ср. ставка
    9 ставки
    Vhdl code modifications Завершено left

    Need a vhdl expert for Vhdl Code modification. Clock divider and counter design. Code needs to be run on an fpga. Thanks

    $22 (Avg Bid)
    $22 Ср. ставка
    12 ставки

    I'm trying to port PYNQ over to a diligent board that is not directly supported. I'm hoping somebody has already done this that would be willing to share their SD card files with me to save me the trouble. I'm looking for PYNQ version 2.2 or 2.3. Please and thankyou.

    $143 (Avg Bid)
    $143 Ср. ставка
    3 ставки
    Trophy icon Logo Design Завершено left

    Security Company. Armed, Physical Security. Company name is "Aspis Defense Group". Aspis refers to a shield used by ancient...Armed, Physical Security. Company name is "Aspis Defense Group". Aspis refers to a shield used by ancient Greek infantry (Spartans primarily). Looking for something spartan related, spartan shield (round), ancient Greek themed.

    $65 (Avg Bid)
    Гарантированный
    image water marking Завершено left

    image watermarking baed on dct algorithm in verilog code, need to implement in xilinx board

    $219 (Avg Bid)
    $219 Ср. ставка
    4 ставки

    Part 1: Dynamic Patterns Using LEDs Requirement In this part, you are required to write a Verilog code that produces at least four different dynamic patterns, that is changing with time with reasonable speed. And those patterns are controlled by switches. Features • Use the most left switches to change the patterns. • Design your own patterns. • Use

    $137 (Avg Bid)
    $137 Ср. ставка
    8 ставки
    Verilog game Завершено left

    I have a verilog game. I need a freelancer to change the resolution of the game and add a background.

    $64 (Avg Bid)
    $64 Ср. ставка
    2 ставки
    D Class Amp Завершено left

    Design of a D class amp. Digital Input to DAC from FPGA . VHDL files for Digital Input will be provides. Amplification part of the circuit to have a Mosfet setup. DAC and Mosfets have been selected. Full circuit simulation to be done in Tina software.

    $264 (Avg Bid)
    $264 Ср. ставка
    11 ставки

    Hello, I have developed the full game in verilog, but I need help with a game over screen to pop up with the player loses all of his lives or a win screen with the player has beaten the game. I will provide you with all the code, mifs, rams, and I just need help to implement the win and game over screens.

    $233 (Avg Bid)
    $233 Ср. ставка
    3 ставки
    ProjectDone Завершено left

    The project is over VHDL using Vivado software, and it contains five smaller parts. have a fun with FPGA and hardware language.

    $18 / hr (Avg Bid)
    $18 / hr Ср. ставка
    12 ставки
    abiramiamanm Завершено left

    vlsi coding using QUARTUS II software FPGA

    $19 (Avg Bid)
    $19 Ср. ставка
    3 ставки
    Verilog Ethernet protocol Завершено left

    I want to implement the Ethernet connection. The deliverables are as follows -Verilog code to run on a Spartan 6 Board - (xc6slx100) -simulation time diagrams (more details will be given to the winner) - The code should be able to transmit and receive data at 1000mbs.

    $490 (Avg Bid)
    $490 Ср. ставка
    7 ставки
    FPGA SATA-to-SATA bridge SATA III Завершено left

    We are looking for an implementation of a FPGA SATA-to-SATA bridge. Design should be made in VHDL and be compatible to Xilinx Aritx-7 Series. The FPGA should receive SATA as a device (SATA device controller) and forward these information after processing to one or two SATA devices as SATA host (SATA host Controller).

    $3341 (Avg Bid)
    $3341 Ср. ставка
    11 ставки