Фильтр

Мои последние поисковые запросы
Фильтровать по:
Бюджет
по
по
по
Тип
Навыки
Языки
    Статус работы
    2,106 fpga работ(-а,-ы) найдено, цены указаны в USD
    FPGA Electric Engineering 4 дней(-я) left
    ПОДТВЕРЖДЕН

    Hello, We are looking for a FPGA electric engineer who can help us engineer a FPGA board, customize an existing board. Preferable who can also develop in Python and C to connect the FPGA board with a RaspberryPi, and develop programs on both boards. You will receive project information later.

    $1144 (Avg Bid)
    $1144 Ср. ставка
    25 ставки
    Project for Rajagopal S. 5 дней(-я) left

    Hi Rajagopal S., I noticed your profile and would like to offer you my project. We can discuss any details over chat. The brightness measurement with help of PMODALS sensor ([войдите, чтобы посмотреть URL] ) should be realized. For this purpose, the Basys 3 FPGA board should be used. Furthermore, an 8051 microcontroller IP core([войдите, чтобы посмотреть URL]) is to be used, which takes over the ...

    $221 (Avg Bid)
    $221 Ср. ставка
    1 ставки
    FPGA unit phasor measurements 1 день left
    ПОДТВЕРЖДЕН

    First task will be to use the xtal oscillator board that I designed and that works, together with the FPGA to read the GPS data and then synchronise the 40 MHz Voltage Controlled Xtal oscillator to the 1 second pulse produced by the GPS. That is called a frequency loacked loop The second part of the project task is to populate the ADC and final amplifier stages on the PMU PCB, together with power...

    $200 (Avg Bid)
    $200 Ср. ставка
    4 ставки
    Research help -- 3 Завершено left

    Hello, this is the task: "first task will be to use the xtal oscillator board that I designed and that works, together with the FPGA to read the GPS data and then synchronise the 40 MHz Voltage Controlled Xtal oscillator to the 1 second pulse produced by the GPS. That is called a frequency loacked loop. We will talk about the details of that on Monday. I have attached the schematic for the PC...

    $316 (Avg Bid)
    $316 Ср. ставка
    8 ставки
    Research help -- 2 Завершено left

    Hello, this is the task: "first task will be to use the xtal oscillator board that I designed and that works, together with the FPGA to read the GPS data and then synchronise the 40 MHz Voltage Controlled Xtal oscillator to the 1 second pulse produced by the GPS. That is called a frequency loacked loop. We will talk about the details of that on Monday. I have attached the schematic for the PC...

    $221 (Avg Bid)
    $221 Ср. ставка
    8 ставки

    Hi. I have a Terasic De1SoC and would like to learn how to use it. I am completely knew and have seen content from a similar project and interested on these topics About VLSI Advanced Digital System Design VHDL Verilog RTL Design FPGA Design Implementing various encryption and decrypt algorithms SystemVerilog VMM Methodology OVM Methodology UVM Methodology I have C programming background

    $33 / hr (Avg Bid)
    $33 / hr Ср. ставка
    1 ставки
    customization of an SDR Завершено left

    We are looking at scanning,capturing and decoding multiple cellular frequencies(European 2G/3G/4G(LTE) bands) with an SDR. Currently using a simple rtl-sdr for this case but seeing as it lacks the frequency range(max 1800mhz) and has very little bandwidth(2.4MHz) we would like to upgrade to a better SDR. The goal is to analyze multiple simultaneous communication channels in real time. We are loo...

    $1491 (Avg Bid)
    $1491 Ср. ставка
    6 ставки
    PCB Design Завершено left

    Use the xtal oscillator board that I designed and that works together with the FPGA to read the GPS data and then synchronise the 40 MHZ Voltage controlled Xtal oscillator to the 1 second pulse produced by the GPS. I will provide more details on chat.

    $156 (Avg Bid)
    $156 Ср. ставка
    19 ставки
    FPGA expert needed Завершено left

    I am looking for an expert in FPGA, its not a simple task, only expert place bids. will share details in chat

    $20 (Avg Bid)
    $20 Ср. ставка
    7 ставки

    Need someone who has the PLDa PCIe ipcore license for Xilinx Vivado to help compile a FPGA project. I'll give you the source code. You compile and give me the bit file and compiled project.

    $206 (Avg Bid)
    $206 Ср. ставка
    8 ставки

    The test program used for transmited data between DDR4 of FPGA and DDR4 of PC adopted windows 10 or win7 system via PCIe 3.0 x8. A tested result shows that the speed of PCIE3.0 *8 is over 7GB/s , which is tested by xilinx Kcu1500 FPGA board. However, the speed under win7 / win10 is only about 4.5-4.9GB/s. The minimum speed threshold should be 5.5 GB/s. And it will be helpful if the speed...

    $6804 (Avg Bid)
    $6804 Ср. ставка
    6 ставки
    Need example code de-10 Завершено left

    I need a sample code on DE-10 code for utilizing the FPGA-HPS bridge with more emphasis on hardware acceleration. (C ,VHDL prefferd /Verilog). I am trying to explore the functionality where I can write some data from HPS to the FPGA. let the FPGA process it and HPS read back the result. I need to see some processing happening in FPGA on request from HPS . IT could be as simple as AND impleme...

    $109 (Avg Bid)
    $109 Ср. ставка
    6 ставки

    i have projects related to all of these micro-controllers: Raspberry Pi FPGA PIC microcontroller STM microcontroller so looking for experts who can assist me with these projects

    $68 (Avg Bid)
    $68 Ср. ставка
    19 ставки

    Scope includes the programing (vhdl) for the measurement and of AC voltage, currents, Power (active, reactive and apparent power) and Power Factor in FPGA (Spartan-6). Interfacing ADC and sensors with FPGA for current and voltage measurements. It also includes the display of measured parameter on LED display which is inbuilt on board). This is the brief requirement, interested people may contact ...

    $103 (Avg Bid)
    $103 Ср. ставка
    6 ставки

    I want to make this tool by updating the hardware to a new fpga board, here is source code and some documents about it. [войдите, чтобы посмотреть URL]:projects:smartlogic [войдите, чтобы посмотреть URL] [войдите, чтобы посмотреть URL]

    $506 (Avg Bid)
    $506 Ср. ставка
    12 ставки

    Implementation of Fractional-order function (S^e) on FPGA using VHDL. I don't want imaginary freelancer, please, please.

    $80 (Avg Bid)
    $80 Ср. ставка
    9 ставки

    Implementation of Fractional-order function (S^e) on FPGA using VHDL. (I need to fix my code only) I don't want imaginary freelancer, please.

    $102 (Avg Bid)
    $102 Ср. ставка
    16 ставки
    FPGA panel connection Завершено left

    PANEL = Artix-7 100t - ERROR: [Labtools 27-2269] Hi, I am facing ERROR: [Labtools 27-2269] after issueing the open_hw_target command. Vivado 2019.1 Windows 10 Connected through micro USB for serial communication. MODE = JTAG Any suggestion as to how can i detect the devide to burn my bitstream for execution? Thanks!!

    $77 (Avg Bid)
    $77 Ср. ставка
    2 ставки

    Have several ways to effectively reduce sidelobe the ACAR. In order to overcome the contradictions of weight-based processing techniques and ensure high resolution, I intend to use the NLFM signal. I want to do all the processing with one FPGA without using any other block like DDS. There is an expectation that a signal generator for NLFM signal with resolution of 2 ^ 32 and FIR code for correspon...

    $222 (Avg Bid)
    $222 Ср. ставка
    10 ставки
    Real Time LabVIEW project Завершено left

    Using LabVIEW, FPGA & RT softwares, I need a data logger with cRIO-9047 chases for following modules. 1) 9205 2)9237 3)9232 4)9361 5)9467 I want to log data in RT (FPGA) at 10Khz for no more than 3 minutes. Two Load Cells, One Accelerometer, linear displacement through encoder, Trigger input by some switch, Speed tracking. After recording data I want to analyse it specially Accelerometer dat...

    $665 (Avg Bid)
    $665 Ср. ставка
    17 ставки
    $15 Ср. ставка
    9 ставки
    i need a coder Завершено left

    FPGA Bode Designer for Real-time application

    $1605 (Avg Bid)
    $1605 Ср. ставка
    5 ставки

    simple fpga addition subtraction code

    $23 (Avg Bid)
    $23 Ср. ставка
    19 ставки

    simple fpga addition subtraction code

    $22 (Avg Bid)
    $22 Ср. ставка
    14 ставки

    Have a design that is synthesizable and works properly on FPGA (nexys video - artix-7 based). The clock is set via clock wizard, and I need to make it flexible without the need to regenerate bistream every time. The dynamic clock setting can be done via "sw" pins (nexys video has 8 sw pins on board). When new clock frequency is set, the expectation that design will reset and restart oper...

    $234 (Avg Bid)
    $234 Ср. ставка
    17 ставки

    I trained a ResNet50 model on 34 animal classes and on my Desktop PC and i got overall test accuracy 92.5%. after that i implemented a python code that takes this model and detects in real-time the animals classes, either from videos of trough a webcam. all i working well ok PC now i want to put this files on my PYNQ Z1 Fpga and to see it running there i installed tensorflow and keras on the pynq ...

    $119 (Avg Bid)
    $119 Ср. ставка
    2 ставки

    Hi, I need to emulate a crystal oscillator circuit (attached) based on wave digital filter (WDF). Basically we aim to have WDF emulation that match a Spice simulation (e.g. in Cadence). I Already have the circuit simulated in Cadence (the output attached) . Attached, my circuit (Crystal Oscillator) schematic that needs to be mapped to WDF along with its output waveform, you will notice that there ...

    $1118 (Avg Bid)
    $1118 Ср. ставка
    15 ставки

    I trained a ResNet50 model on 34 animal classes and on my Desktop PC and i got overall test accuracy 92.5%. after that i implemented a python code that takes this model and detects in real-time the animals classes, either from videos of trough a webcam. all i working well ok PC now i want to put this files on my PYNQ Z1 Fpga and to see it running there i installed tensorflow and keras on the pynq ...

    $204 (Avg Bid)
    $204 Ср. ставка
    6 ставки

    I trained a ResNet50 model on 34 animal classes and on my Desktop PC and i got overall test accuracy 92.5%. after that i implemented a python code that takes this model and detects in real-time the animals classes, either from videos of trough a webcam. all i working well ok PC now i want to put this files on my PYNQ Z1 Fpga and to see it running there i installed tensorflow and keras on the pynq ...

    $133 (Avg Bid)
    $133 Ср. ставка
    8 ставки

    I trained a ResNet50 model on 34 animal classes and on my Desktop PC and i got overall test accuracy 92.5%. after that i implemented a python code that takes this model and detects in real-time the animals classes, either from videos of trough a webcam. all i working well ok PC now i want to put this files on my PYNQ Z1 Fpga and to see it running there i installed tensorflow and keras on the pynq ...

    $201 (Avg Bid)
    $201 Ср. ставка
    2 ставки
    Temperature sensor and FPGA Завершено left

    Need to write VHDL program for Genesys 2 board for connecting a temperature sensor to xadc pin and display it in external LCD board

    $62 (Avg Bid)
    $62 Ср. ставка
    8 ставки
    $217 Ср. ставка
    10 ставки

    I need to run some program (FPGA miner) on aws, unfortunately the problem is, its not compatible with the latest fpga ami from aws Here is the miner and the tutorial [войдите, чтобы посмотреть URL] its hdk source only can run on version 16.00 ami but its already being deleted by aws, and now the latest is version 18 ami (cmiiw) if somehow you can make it compatible again with version 18, i can...

    $1192 (Avg Bid)
    $1192 Ср. ставка
    22 ставки
    FPGA Zync project Завершено left

    I need to implement a true random generator on zedboard fpga. noise source will be ECG signal.

    $96 (Avg Bid)
    $96 Ср. ставка
    13 ставки

    Handson training required on Xilinx Zc-702 including device programming in vhdl and its interfacing with perepherels like ADC, DAC, Memory etc.

    $10 (Avg Bid)
    $10 Ср. ставка
    2 ставки
    Set up FPGA to mine Cryptonight v8 Завершено left

    Set up FPGA to mine Cryptonight v8. Consulation on which FPGA boards are best to buy.

    $641 (Avg Bid)
    $641 Ср. ставка
    6 ставки
    FPGA and Vhdl expert needed Завершено left

    I have problem in "fpga" I can't how to interface between power stage card and "fpga" card Can you write program in "vhdl" language?

    $20 (Avg Bid)
    $20 Ср. ставка
    8 ставки
    Electronic warfare experts Завершено left

    Need Signal Processing and FPGA based algorithm implementation expert.

    $4863 (Avg Bid)
    $4863 Ср. ставка
    15 ставки
    Wanted Online FPGA Tutor Завершено left

    To Teach : About VLSI Advanced Digital System Design VHDL Verilog RTL Design FPGA Design SystemVerilog VMM Methodology OVM Methodology UVM Methodology

    $105 (Avg Bid)
    $105 Ср. ставка
    5 ставки
    FPGA Development Завершено left

    More than 2 years of experience in FPGA design and development area. Candidate should have working Industry experience in below skill set:- •Working experience to process received frequency chirplet data using FPGA and to transmit processed data by interfacing FPGA with Radio Frequency (RF) transceiver module ADRV9009 and 10 Gigabit Ethernet Media Access Controller (10GEMAC). •Working ...

    $908 (Avg Bid)
    $908 Ср. ставка
    11 ставки

    Hi, We are looking for an experienced electronics engineer and software engineer, The project is to design a smart Home Cinema controller, the aim is to send data to a database, reading and writing data of different Video Projectors, Amplifiers, and many more devices via HDMI, USB, RS232, Ethernet, IR and many more. You will conceptualise the electronics and software for the system. We are stric...

    $57 / hr (Avg Bid)
    $57 / hr Ср. ставка
    20 ставки
    Filtro de 3 bandas en vhdl Завершено left

    Implemente un sistema de ecualización en tiempo real de tres bandas (bajos, medios y altos) en el FPGA de xilixn. Desarrolle los tres filtros necesarios para el ecualizador, los puede establecer en matlab o labview. Una vez definidos los coeficientes del filtro impleméntelos en el FPGA (a través de Matlab, Laview o Multisim). Se establece un bonus de 4 puntos para el grupo qu...

    $193 (Avg Bid)
    $193 Ср. ставка
    6 ставки
    Ethash bitstream for FPGA Завершено left

    Hi, We are looking for fpga dev who can create working ethash algo/bitstream for fpga ( U250 board ) Timeline: a.s.a.p or as long as it takes Requirements: Senior experience working with fpga Questions: Shoot me a message Payment: Available after intensive testing and proof it actually works.

    $17550 (Avg Bid)
    $17550 Ср. ставка
    15 ставки
    Build a neural network Завершено left

    Hi, I need : * ANN IN FPGA using my mac unit? *zybo-zynq-7000-arm-fpga-soc-trainer-board/ *verilog *MNIST

    $18 (Avg Bid)
    $18 Ср. ставка
    2 ставки

    Build an FPGA Bitstream for Xilinx 420T PCI Card. Please contact for specific details.

    $1136 (Avg Bid)
    $1136 Ср. ставка
    20 ставки

    This job is to create altium schematic and PCB library. Component part number is 10M50DAF256I7G. it is MAX10 FPGA [войдите, чтобы посмотреть URL] budget is $20. please contact me if you interesting this project. Thanks.

    $24 (Avg Bid)
    $24 Ср. ставка
    8 ставки
    Optimize Grostl Hash RTL Code Завершено left

    We have developed Grostl RTL code for Grostl hash. We need an expert to optimize the code so I will use less LUT in Xilinx FPGA. We use Xilinx VCU9P and the goal of this project is to reduce the LUT down to 21%. The c code link is : [войдите, чтобы посмотреть URL] The RTL code and spec. will be sent after the project is awarded. Target FPGA : Xilinx UltraScale+ XCVU9P Target utilization : 21...

    $2559 (Avg Bid)
    $2559 Ср. ставка
    16 ставки

    Топ-статьи сообщества fpga