Фильтр

Мои последние поисковые запросы
Фильтровать по:
Бюджет
по
по
по
Тип
Навыки
Языки
    Статус работы
    2,044 fpga работ(-а,-ы) найдено, цены указаны в USD

    Technology research is already done. Internal FPGA system architecture is already designed. Therefore we only need you to implement and document it. Project is already split and documented as 10 milestones so that development can be done incrementally, step by step, and reviewed/monitored. Project is mostly Verilog development. Some simple programming

    $12 / hr (Avg Bid)
    $12 / hr Ср. ставка
    12 ставки
    $8495 Ср. ставка
    18 ставки

    We need a Verilog/VHDL developer to write some simple blocks for the Virtex-7 FPGA. The development environment is Xilinx Vivado. There are 5 blocks in total with the following functionalities: 1. CM Memory: Write a wrapper for the Xilinx xpm_memory to fit our bus requirements and testbench. 2. RDM Memory: Write a wrapper for the Xilinx

    $497 (Avg Bid)
    $497 Ср. ставка
    12 ставки
    Need help regarding FPGA and VHDL 3 дней(-я) left
    ПОДТВЕРЖДЕН

    You have to write code and report for this .

    $21 (Avg Bid)
    $21 Ср. ставка
    13 ставки
    Drone Flight controller on FPGA board 2 дней(-я) left
    ПОДТВЕРЖДЕН

    ...drone flight controller everything in to FPGA (apart from meters which can detect speed,altitude etc) with PCB board with assembled components. There are many flight controllers for Drones in the market and most of them are developed on micro-controllers but I would like to develop this code in FPGA and FPGA will be attached with other components like

    $2027 (Avg Bid)
    $2027 Ср. ставка
    9 ставки

    Hi need someone experienced for car detection and classification in zybo z7-10 FPGA board.. the out must show on monitor as well must be there on serial Pmod..

    $167 (Avg Bid)
    $167 Ср. ставка
    3 ставки

    NOT FOR BEGINNERS OR TIME-WASTERS! We’re looking for someone with experience communicated data between FPGA and PC via EZ-USB FX3. Task Detail: 1. Write the Program for FPGA communicating with image sensors. 2. Write the Program for Microcontroller 3. Write the Program for Desktop App Feel free to ask anything if you have any.

    $750 - $1500
    Скрытый
    $750 - $1500
    14 ставки

    NOT FOR BEGINNERS OR TIME-WASTERS! We’re looking for someone with experience communicated data between FPGA and PC via EZ-USB FX3. Task Detail: 1. Write the Program for FPGA communicating with image sensors. 2. Write the Program for Microcontroller 3. Write the Program for Desktop App Feel free to ask anything if you have any.

    $750 - $1500
    Скрытый
    $750 - $1500
    17 ставки
    FPGA Content Writer 4 часов(-а) left
    ПОДТВЕРЖДЕН

    We are looking for an experienced FPGA developer to write technical documentation related to Xilinx and Verilog development as well as custom hardware accelerators. Content is in the form of educational papers for semi-technical audience. Each article/paper is expected to be around 1900 words (4-5 pages, plus custom diagrams/infographics). Candidates

    $130 (Avg Bid)
    $130 Ср. ставка
    13 ставки
    FPGA PCB board designer 3 часов(-а) left
    ПОДТВЕРЖДЕН

    We are looking for an experienced PCB designer for a custom made FPGA board. Must have demostrable experience working with Xilinx FPGA.

    $21 / hr (Avg Bid)
    $21 / hr Ср. ставка
    19 ставки

    FPGA Sensor Interface Design Other - Engineering & Architecture Posted May 18, 2019 This is a two part project. The first phase consists of the following tasks - 1. Prototype TI LDC1101 and TI ALS31300 sensor interfaces using FPGA dev board, ALS31300 IC & LDC1101 on Schmart boards. Both footprints should be the same, please confirm 2. Prepare configuration

    $1125 (Avg Bid)
    $1125 Ср. ставка
    2 ставки
    FGPA programmer Завершено left

    We require an FPGA programmer work with us in the development of 2 module designs for a prototype system. Module 1 will include communication with an image sensor via MIPI CSI2, and writing image data to local memory. Module 2 will have an FPGA that will control multiple MIPI stream processing and other some other functions.

    $32 / hr (Avg Bid)
    $32 / hr Ср. ставка
    27 ставки

    We are looking to acquire second hand hardware from data centers (FPGAs) for a machine learning project (looking for low prices) More information in private.

    $17 (Avg Bid)
    $17 Ср. ставка
    2 ставки

    Required USB token based digital signature implementation for document signing on c...time measurement sensor, adding signature word document, flash based digital counter, token based ecommerce, sign signature word document, digital circuit implementation analog fpga, php digital signature html forms, freelancer required find indian based manufacturer

    $260 (Avg Bid)
    $260 Ср. ставка
    6 ставки

    Hi there, This project requires you to develop a high-speed FPGA design for integer division. Only those who have experience in Matlab, SIMULINK, XILINX and SYSTEM GENERATOR the apply. Otherwise please don't. Deadline is Monday. I'll provide the template and algorithm and implementation process. ## Xilinx ISE version 14.4, MATLAB 2012b, Windows 7 or

    $106 (Avg Bid)
    $106 Ср. ставка
    2 ставки
    Matlab Simulink and Xilinx Завершено left

    Hi there, This project requires you to develop a high-speed FPGA design for integer division. Only those who have experience in Matlab, xilinx and system generator the apply. Otherwise please don't. Deadline is Monday and the budget is $50. I'll provide the template and algorithm and implementation process. Xilinx ISE version 14.4, MATLAB 2012b, Windows

    $77 (Avg Bid)
    $77 Ср. ставка
    1 ставки
    embedded systems engineer required Завершено left

    freelancer required for small project. must know FPGA programming/VHDL/Verilog

    $25 (Avg Bid)
    $25 Ср. ставка
    4 ставки
    I need your help asap Завершено left

    Hi, Jin. I wanna meet you asap. I have a very important work so we have to solve issues. - C, C++, C#, Embedded System, etc - STM32, FPGA, etc Let's discuss more details by chatting. Best Regards, AHC

    $466 (Avg Bid)
    $466 Ср. ставка
    9 ставки
    project for only Jin.C Завершено left

    Hi, Jin. I wanna meet you asap. I have a very important work so we have to solve issues. - C, C++, C#, Embedded System, etc - STM32, FPGA, etc I want to discuss more details by chatting here. Best Regards, AHC

    $182 (Avg Bid)
    $182 Ср. ставка
    2 ставки
    I need your help asap _ 2 Завершено left

    Hi, Jin. I wanna meet you asap. I have a very important work so we have to solve issues. - C, C++, C#, Embedded System, etc - STM32, FPGA, etc I want to discuss more details by chatting here. Best Regards, AHC

    $140 (Avg Bid)
    $140 Ср. ставка
    3 ставки

    Some work related to fpga and vhdl. Need any expert who can manage that

    $21 (Avg Bid)
    $21 Ср. ставка
    3 ставки
    Project for Eren K. Завершено left

    Merhaba, ben Levent. FPGA de Sinyal işleme işleri yaptığınızı belirtmişsiniz. Bu tip işlere ihtiyacımız olabilir. Bize şu ana kadar yaptığınız sinyal işleme / dijital uygulamalarından bahseder misiniz. Saygılarımla

    $2 - $8 / hr
    $2 - $8 / hr
    0 ставки
    Artix-7 DDR FPGA Accelerometer Завершено left

    Hello, I'm currently working on a project that I am struggling with due to lack of VHDL experience. Want to create an SPI driver and interface it with a Microblaze softcore processor and the on-board accelerometer (ADXL362) so that the processor can read the accelerometer data.

    $257 (Avg Bid)
    $257 Ср. ставка
    14 ставки
    System Verilog FPGA project Завершено left

    Write system verilog codes to build a dual thread core processor working using Tomasulo algorithm. Please view the attached PDF for detailed information.

    $126 (Avg Bid)
    $126 Ср. ставка
    8 ставки
    $110 Ср. ставка
    6 ставки
    $16 Ср. ставка
    7 ставки

    I need simple bitstream for Xilinx (Avnet) Ultra 96 FPGA board.

    $172 (Avg Bid)
    $172 Ср. ставка
    13 ставки
    Design Record Portfolio Завершено left

    VHDL and FPGA system using vivado program.

    $654 (Avg Bid)
    $654 Ср. ставка
    7 ставки
    Need help related to fpga and Vhdl Завершено left

    You have to complete coding and report writing

    $67 (Avg Bid)
    $67 Ср. ставка
    5 ставки
    FPGA verilog UART Завершено left

    I want the verilog UART code along with pin assignment, synthesis and waveform outputs using Quartus II tool on ALTERA DE2 Board.

    $48 (Avg Bid)
    $48 Ср. ставка
    3 ставки

    An existing DDR3 controller shall be migrated to the following platforms / DRAMs: - 3 times as existing, but different pinout (in total 4 controllers need to co-exist on 1 FPGA) - 2 times to a 32 bit wide 128Ms deep, dual die (2x16bit) configuration - 1 time to an 8 bit wide 128Ms deep, single die configuration for the first configuration, the write

    $593 (Avg Bid)
    $593 Ср. ставка
    7 ставки

    I need a block to select some outputs based on the input and previous values of the input in VHDL

    $30 (Avg Bid)
    $30 Ср. ставка
    6 ставки

    ...following components will be disclosed to applicants: - ADC - FPGA - PLL The interface will work at speeds up to 12.5Gb/s. ADC sample rate will be up to 1Gs/s The deliverables for this project are: - Spreadsheet with pin assignments from FPGA to ADC - Spreadsheet with pin assignments from FPGA to PLL - Spreadsheet with pin assignments from PLL to ADC

    $175 (Avg Bid)
    $175 Ср. ставка
    3 ставки

    Design a 4 bit up-down multi-function counter using NEXYS 4 DDR (Artix-7 FPGA) board. The counter should display the count every 10 seconds. The counter will have a reset switch (SW0) or button to initialize the sequence to (0000) when it is 1, direction switch (SW1) to select the counting direction and a counting mode switches (SW2and SW3) to select

    $155 (Avg Bid)
    $155 Ср. ставка
    1 ставки

    Interesting project for 3D-Metrology

    $44 / hr (Avg Bid)
    $44 / hr Ср. ставка
    2 ставки

    Need good FPGA programmer for Ethereum Crypto Mining Need to set up mining rig like this [войдите, чтобы посмотреть URL] Tell me in detail your experience in crypto mining and tell me also in detail what specific tasks that you will perform to complete this project

    $17 / hr (Avg Bid)
    $17 / hr Ср. ставка
    10 ставки

    Need good FPGA programmer for Ethereum Crypto Mining Need to set up mining rig like this [войдите, чтобы посмотреть URL] Tell me in detail your experience in crypto mining and tell me what you can do to set this miner up for me

    $143 (Avg Bid)
    $143 Ср. ставка
    5 ставки
    I need a random number generator Завершено left

    I need a random number generator which will work on a fpga board and the code should be written in xilinx, should be a vhdl code

    $27 (Avg Bid)
    $27 Ср. ставка
    11 ставки
    Investing tree domain fpga Завершено left

    I need a coder who can code on fpga board and create a ultra low latency financial execution platform for algorithm trading equity stock market.

    $31665 (Avg Bid)
    $31665 Ср. ставка
    9 ставки
    Investing tree rahul Завершено left

    I need a developer who has worked on fpga board or worked on ultra low latency financial domain..we have to build in-house stockt market trading execution platform..

    $10750 (Avg Bid)
    $10750 Ср. ставка
    5 ставки
    Get data to an FPGA Завершено left

    I have the Deo Nano Soc and I want to read data using DMA. I need to read at a rate of about 2MB/s. I have used VHDL for a while and if you could provide some protocol/instructions at the top level, I could do the rest.

    $127 (Avg Bid)
    $127 Ср. ставка
    6 ставки
    VHDL Startup Завершено left

    Starting a small business programming registers, buttons, and switches on my FPGA board in VHDL. Looking to hire a programmer that knows basic/simple vhdl coding skills and can complete the startup within a few days preferably.

    $62 (Avg Bid)
    $62 Ср. ставка
    9 ставки

    Project is to create C/C++ software to program Altera FPGA (MAX10) configuration memory from an embedded ARM processor using Altera JAM tools. The target device is MAX10 16M, and embedded CPU is Kinetis. The software must read a JAM file and program the FPGA configuration memory using the JTAG interface, which is bit-banged from the MCU pins. Deliverable

    $2234 (Avg Bid)
    $2234 Ср. ставка
    5 ставки
    VHDL, FPGA, VGA Завершено left

    Hi I'm looking for a good vhdl programmer to help me with a co...to be able to display the logo on the center of a screen(using a vga connection) and my name on the bottom left corner while being able to flip the logo with a button on my fpga board the deadline is thursday. thank you. I have the initial codes. I'll provide more details when we discuss

    $64 (Avg Bid)
    $64 Ср. ставка
    7 ставки
    Matlab to Verilog Conversion Завершено left

    We are working on an FPGA based doppler flowmeter with a custom PCB. At the moment, we are in the process of modeling algorithms using raw data recording in Matlab. This freelancer will be tasked with coordinating with the DSP engineer to design and implement changes from the Matlab models into our custom PCB, which Cyclone IV based. There is an existing

    $174 (Avg Bid)
    $174 Ср. ставка
    9 ставки
    $244 Ср. ставка
    3 ставки

    I have a digital input measurement signal, 0 ~ 1.1V level. Each pulse is an event, that has a level HIGH width from 5ns to 10ns, and the minimum time between every 2 pulses' rising edges is 20ns. I need a system to histogram the time between all adjacent pulses' rising edges, that each bin of the histogram is 1ns wide. For example, starting from t=0, if the input signal has rising edge...

    $1137 (Avg Bid)
    $1137 Ср. ставка
    4 ставки
    PCB Designing Завершено left

    I need to design a multi layer FPGA PCB in altium.

    $174 (Avg Bid)
    $174 Ср. ставка
    5 ставки
    $50 / hr Ср. ставка
    1 ставки

    Hi, I need some help on a Altera FPGA testcase. A 16bit bidirectional parallel data interface on FPGA's pins to write/read to/from a 48bit word FIFO. Written in Quartus 18.1 with Verilog/System Verilog. And a testbench for verification. The FPGA pins used are a 16bit bi-directional data bus, a pin for write enable to bus (active low), a pin for read

    $199 (Avg Bid)
    $199 Ср. ставка
    5 ставки

    Топ-статьи сообщества fpga