Freelance projects usa verilogработы

Фильтр

Мои последние поисковые запросы
Фильтровать по:
Бюджет
по
по
по
Тип
Навыки
Языки
    Статус работы
    1,425 freelance projects usa verilog работ(-а,-ы) найдено, цены указаны в USD

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $169 (Avg Bid)
    $169 Ср. ставка
    5 ставки

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $88 (Avg Bid)
    $88 Ср. ставка
    5 ставки
    $26 Ср. ставка
    4 ставки
    Verilog simulation of two action-reaction processes 4 дней(-я) left
    ПОДТВЕРЖДЕН

    Verilog simulation of two action-reaction processes

    $30 (Avg Bid)
    $30 Ср. ставка
    4 ставки

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $177 (Avg Bid)
    $177 Ср. ставка
    7 ставки

    How does the parking system work? The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type...

    $766 (Avg Bid)
    $766 Ср. ставка
    3 ставки
    FPGA Verilog Programming 2 дней(-я) left

    Need help program FPGA with Artix-7 using Verliog.

    $125 (Avg Bid)
    $125 Ср. ставка
    5 ставки

    Hey, I need help with Verilog / Vivado FPGA project. I'll send you details.

    $175 (Avg Bid)
    $175 Ср. ставка
    1 ставки

    Implement the Zen Protocol in the FPGA and update the Mining App

    $1220 (Avg Bid)
    $1220 Ср. ставка
    3 ставки

    ...but you also have to write the result to the $rd register as R-type instructions require. Write a structural Verilog on Altera Quartus II tool to implement a 32-bit R-type MIPS. Only structural Verilog is allowed, dataflow and behavioral Verilog is not allowed except for the register module. This means you cannot use assign, ifelse, always, ?: and etc

    $27 (Avg Bid)
    $27 Ср. ставка
    2 ставки

    questions on Hardware Design Language and Programmable Logic Regarding Verilog or System Verilog questions. - Writing a function / typdef struct /identifing the types of errors, ... - (pulse width modulation, frequency dividers, counters, sorting, generating a sequence like a Fibonacci sequence, finite state machine, test benches, math functions

    $25 (Avg Bid)
    $25 Ср. ставка
    6 ставки

    Make a serial interface system using Verilog

    $48 (Avg Bid)
    $48 Ср. ставка
    4 ставки

    Use a Verilog and Do exactly what is on the paper and hand me a report with codes, synthesized diagrams, and a description comparing the different state assignments

    $24 (Avg Bid)
    $24 Ср. ставка
    7 ставки

    ...but you also have to write the result to the $rd register as R-type instructions require. Write a structural Verilog on Altera Quartus II tool to implement a 32-bit R-type MIPS. Only structural Verilog is allowed, dataflow and behavioral Verilog is not allowed except for the register module. This means you cannot use assign, ifelse, always, ?: and etc

    $28 (Avg Bid)
    $28 Ср. ставка
    5 ставки
    Solving FPGA output module Завершено left

    1. Design platform: VIVADO 18.2 2. Chip: xcz7020CLG484-1 3. language: Verilog 4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width

    $186 (Avg Bid)
    $186 Ср. ставка
    8 ставки
    Solving FPGA output module Завершено left

    1. Design platform: VIVADO 18.2 2. Chip: xcz7020CLG484-1 3. language: Verilog 4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width

    $150 (Avg Bid)
    $150 Ср. ставка
    6 ставки

    Design of a signal generator using verilog hdl. Should be done using Vivado Design Suite . More details in chat.

    $27 (Avg Bid)
    $27 Ср. ставка
    6 ставки
    image water marking Завершено left

    image watermarking baed on dct algorithm in verilog code, need to implement in xilinx board

    $219 (Avg Bid)
    $219 Ср. ставка
    4 ставки

    Part 1: Dynamic Patterns Using LEDs Requirement In this part, you are required to write a Verilog code that produces at least four different dynamic patterns, that is changing with time with reasonable speed. And those patterns are controlled by switches. Features • Use the most left switches to change the patterns. • Design your own patterns. • Use

    $137 (Avg Bid)
    $137 Ср. ставка
    8 ставки
    Verilog game Завершено left

    I have a verilog game. I need a freelancer to change the resolution of the game and add a background.

    $64 (Avg Bid)
    $64 Ср. ставка
    2 ставки

    Hello, I have developed the full game in verilog, but I need help with a game over screen to pop up with the player loses all of his lives or a win screen with the player has beaten the game. I will provide you with all the code, mifs, rams, and I just need help to implement the win and game over screens.

    $233 (Avg Bid)
    $233 Ср. ставка
    3 ставки
    Verilog Ethernet protocol Завершено left

    I want to implement the Ethernet connection. The deliverables are as follows -Verilog code to run on a Spartan 6 Board - (xc6slx100) -simulation time diagrams (more details will be given to the winner) - The code should be able to transmit and receive data at 1000mbs.

    $490 (Avg Bid)
    $490 Ср. ставка
    7 ставки

    Simple project, that basically should detail the observed waveforms and max frequency of given code.

    $25 (Avg Bid)
    $25 Ср. ставка
    8 ставки
    Project for Behailu D. Завершено left

    Hi Behailu D., I noticed your profile and would like to offer you my project. We can discuss any details over chat. conversion python to verilog

    $50 (Avg Bid)
    $50 Ср. ставка
    1 ставки
    Programacion en Verilog -- 2 Завершено left

    El objetivo general del presente proyecto consiste en la realización, verificación funcional y validación experimental de un microcontrolador sencillo basado en un subconjunto de la arquitectura del juego de instrucciones del RISC-V. El microcontrolador debe ser descrito en SystemVerilog de modo que sea sintetizable y pueda ser implementado en una FPGA Cyclone IV de Altera. Su...

    $228 (Avg Bid)
    $228 Ср. ставка
    2 ставки
    Programacion en Verilog Завершено left

    El objetivo general del presente proyecto consiste en la realización, verificación funcional y validación experimental de un microcontrolador sencillo basado en un subconjunto de la arquitectura del juego de instrucciones del RISC-V. El microcontrolador debe ser descrito en SystemVerilog de modo que sea sintetizable y pueda ser implementado en una FPGA Cyclone IV de Altera. Su...

    $242 (Avg Bid)
    $242 Ср. ставка
    4 ставки
    Verilog Altera Cyclone 5 maze game Завершено left

    I need someone to write verilog code and also test .do files for a maze game. The program should output to vga. The rules of the game are simple. You start at a point and have to figure out how to get to the exit just like an actual maze. However, there is a monster chasing you and if he catches you, you are dead. The player's movement should not be

    $174 (Avg Bid)
    $174 Ср. ставка
    4 ставки
    8-bit Calculator Завершено left

    A calculator has to bee designed using System Verilog. It includes designing ALU, memory and system controller.

    $145 (Avg Bid)
    $145 Ср. ставка
    2 ставки
    Verilog board mini game Завершено left

    I need someone to write verilog code and also test .do files for a simplified board game. The program should output to vga. the game is quite simple ;2 players roll dice and move x amount of squares according to the number rolled. first to the end of the board wins. We can discuss the details. The vga display should be very simple and custom made --

    $155 (Avg Bid)
    $155 Ср. ставка
    2 ставки
    Matlab to Verilog Завершено left

    Code needs to be ported from Matlab to Verilog

    $119 (Avg Bid)
    $119 Ср. ставка
    5 ставки

    Verilog Task with Vivado and Quartus 2. Should be familiar with schematic design in Altera Quartus 2.

    $38 (Avg Bid)
    $38 Ср. ставка
    5 ставки

    ...with MAX10 10M50DAF484C7G FPGA * ____________ Final Products: ____________ -A software-level block diagram showing the connections between the System Verilog modules described in pdf -System Verilog implementations of the modules described in pdf. -Valid hardware output. Final Note: Please attach any necessary files with a brief description of the

    $30 (Avg Bid)
    $30 Ср. ставка
    1 ставки
    Thunderbird Turn Signal Завершено left

    1) Design a Finite State Machine (FSM) using Verilog to control the taillights of a 1965 Ford Thunderbird. 2) Implement your design on FPGA

    $164 (Avg Bid)
    $164 Ср. ставка
    3 ставки
    Verilog Task with Icarus Verilog Завершено left

    ALU Design as per instructions in Verilog Task . Simulation done using Icarus VERILOG

    $22 (Avg Bid)
    $22 Ср. ставка
    11 ставки
    I need VLSI design video tutorials Завершено left

    I need someone to create video tutorials for VLSI design from basics to advanced concepts. Advanced Digital Design Concepts CMOS Logic fundamentals RTL Design with Verilog HDL's ASIC Design Systhesis Concepts ASIC Design Stratagies Static Timing Analysis Low power design implementation Design and power Constraints Perl/Shell Scripting EDA tools usage

    $496 (Avg Bid)
    $496 Ср. ставка
    7 ставки

    Need someone who has the tools and/or ability to convert a relatively simple verilog (.v) file to liberty timing (.lib) format, and who can verify the resulting .lib file. If successful and painless, there will be more such projects.

    $60 (Avg Bid)
    $60 Ср. ставка
    3 ставки

    It is required to implement the lyra2z cryptographic algorithm on the FPGA. Series FPGA Ultrascale Kintex language Verilog. [войдите, чтобы посмотреть URL]

    $649 (Avg Bid)
    $649 Ср. ставка
    9 ставки
    FPGA Verilog Project Help - Urgent Завершено left

    Hey, I need help with Verilog / Vivado FPGA project. I'll send you details.

    $25 (Avg Bid)
    $25 Ср. ставка
    14 ставки
    Verilog Task on Nexys 4 board Завершено left

    Just need to design the Snake Gane as per my specifications. I am using Nexys 4 development board.

    $58 (Avg Bid)
    $58 Ср. ставка
    6 ставки

    Snake Game : 1.) Should run on Altera DE2 Board or on basy3 . 2.) Should Support VGA. 3.)Needed in a 3 days. skills:- verilog software:vivado i need this project in verilog and not in VHDL

    $81 (Avg Bid)
    $81 Ср. ставка
    5 ставки
    Task on verilog 3 bit ALU Завершено left

    Task on verilog 3 bit ALU Deadline 1 day Amount USD 40

    $63 (Avg Bid)
    $63 Ср. ставка
    22 ставки
    Small task 3 bit ALU using Verilog Завершено left

    Need a small task on 3 bit ALU using verilog. Deadline 18 hours amount usd 30 .

    $28 (Avg Bid)
    $28 Ср. ставка
    3 ставки
    Distance using FPGA Завершено left

    I work in the Electrical Engineering Field. The project is to create a distance measuring program using verilog. I will be using Basys 3 ( FPGA) and an Ultrasonic sensor ( HC-SR04). The idea is to measure the gap between two vehicles. The sensor will be placed in the front of a toy car and used to measure the gap instantaneously and also save that data

    $117 (Avg Bid)
    $117 Ср. ставка
    21 ставки

    I would like to discuss with freelancers having strong expertise in programming languages like VHDL, Verilog, Matlab, embedded C Please reach out to me. Engineering B.Tech. is must

    $16 / hr (Avg Bid)
    $16 / hr Ср. ставка
    30 ставки
    SRAM FPGA controller in Verilog Завершено left

    Hi guys, I've done a simple design to test the SRAM of Digilent Cmod A7 FPGA board. This is how it works: Using a terminal through UART, I send the input data and address to the SRAM. Then I send address where to read, and I get back the data previously written. Everything works OK except the controller. I need someone to review my design and fix it.

    $19 (Avg Bid)
    $19 Ср. ставка
    6 ставки

    Any encryption code (AES/RSA) written in VHDL/Verilog in Quartus II for fpga board stratix IV. Please contact for more details.

    $33 (Avg Bid)
    $33 Ср. ставка
    3 ставки
    $143 Ср. ставка
    7 ставки

    This is pavan. I am from the VLSI industry. I need a technical writer to explain 3 subjects(digital electronics, Verilog, and VHDL).

    $124 (Avg Bid)
    $124 Ср. ставка
    17 ставки