Simple fpga vhdl verilog projectsработы

Фильтр

Мои последние поисковые запросы
Фильтровать по:
Бюджет
по
по
по
Тип
Навыки
Языки
    Статус работы
    3,938 simple fpga vhdl verilog projects работ(-а,-ы) найдено, цены указаны в USD

    Добрый день всем! Есть алгоритм написанный в матлабе, алгоритм не большой. простой( пара массивов, пара циклов, простейшие вычисления) Необходимо его реализовать в VHDL. Спасибо.

    $23 (Avg Bid)
    $23 Ср. ставка
    4 ставки
    Verilog Phase Locked Loop Simulation 6 дней(-я) left
    ПОДТВЕРЖДЕН

    Verilog Phase Locked Loop Simulation

    $32 (Avg Bid)
    $32 Ср. ставка
    2 ставки
    Verilog simulation of two action-reaction processes 6 дней(-я) left
    ПОДТВЕРЖДЕН

    Verilog simulation of two action-reaction processes

    $42 (Avg Bid)
    $42 Ср. ставка
    2 ставки

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $146 (Avg Bid)
    $146 Ср. ставка
    7 ставки
    LabView LTC Timecode Encoder/Decoder 6 дней(-я) left
    ПОДТВЕРЖДЕН

    ...deconding and encoding. this will be run on an MyRIO unit so should either be written for this or easily ported from another DAQ system. Ideally it would utilise the RT Module and FPGA Module and operate with as little overhead as possible. The VI should be able the, in terms of the decoder, output a string or timestamp with the current real time LTC timecode

    $366 (Avg Bid)
    $366 Ср. ставка
    3 ставки
    Anyone expert in vhdl 5 дней(-я) left

    Vhdl is needed

    $26 (Avg Bid)
    $26 Ср. ставка
    3 ставки

    How does the parking system work? The p...that i am authorized to park only at level 2 and there is only for example 7 vacant lots for staff in level 2. The system is : FPGA ;Nexys 2 spartan 3E, Camera connected to the FPGA, And the monitor connected via VGA to the FPGA, The gates(pairs of IR sensors) in a bread board as illustrated in the abstract.

    $766 (Avg Bid)
    $766 Ср. ставка
    3 ставки
    FPGA Verilog Programming 5 дней(-я) left

    Need help program FPGA with Artix-7 using Verliog.

    $125 (Avg Bid)
    $125 Ср. ставка
    5 ставки
    $20 / hr Ср. ставка
    3 ставки

    I would like a VHDL code that reads 3 txt file and produces 3 txt file. The inputs text files produced by Matlab in binary. please see the attachment for the code I attempted to do but it not working, and text​ input files.

    $71 (Avg Bid)
    $71 Ср. ставка
    12 ставки
    ARM firmware with LINUX for DE10-Nano board 4 дней(-я) left
    ПОДТВЕРЖДЕН

    ARM firmware with LINUX for DE10-Nano board A. Play with the evaluation board 1. Project Owner will provide a P0496 ARM Processor base on Cyclone V SE FPGA computer board (DE10-Nano board). The board will have Ethernet port and SD card. 2. Developer needs to prepare LINUX Kernel to run on embedded computer board with Ethernet TCP/IP to connect with

    $4025 (Avg Bid)
    $4025 Ср. ставка
    22 ставки

    The project requires the design of required components for a simple processor. This shall be used as a part towards a larger idea. The design task is of a single-cycle processor with 32 bit instructions and 16 bit data, to be implemented using VHDL. In case of any doubts kindly contact to clarify requirements before making offers. Expectations: -

    $297 (Avg Bid)
    $297 Ср. ставка
    12 ставки

    Hey, I need help with Verilog / Vivado FPGA project. I'll send you details.

    $175 (Avg Bid)
    $175 Ср. ставка
    1 ставки

    Implement the Zen Protocol in the FPGA and update the Mining App

    $1220 (Avg Bid)
    $1220 Ср. ставка
    3 ставки

    ...but you also have to write the result to the $rd register as R-type instructions require. Write a structural Verilog on Altera Quartus II tool to implement a 32-bit R-type MIPS. Only structural Verilog is allowed, dataflow and behavioral Verilog is not allowed except for the register module. This means you cannot use assign, ifelse, always, ?: and etc

    $27 (Avg Bid)
    $27 Ср. ставка
    2 ставки
    FPGA peogramming, Xillinx 3 дней(-я) left

    Need help program FPGA to communicate with TI7200 through SPI, and generate 300 and 100 Hz sine waves to drive two electric coils,

    $504 (Avg Bid)
    $504 Ср. ставка
    13 ставки

    using VHDL: It’s a simple game of ping pong but only one line using the LED lights. the light will go backward and forward, the player needs to click on control at the edge of last two LED to flip the direction of the LED lights, it will start slow and it will speed up as you play, and the seven segment display will display how many time you hit the

    $14 / hr (Avg Bid)
    $14 / hr Ср. ставка
    2 ставки

    questions on Hardware Design Language and Programmable Logic Regarding Verilog or System Verilog questions. - Writing a function / typdef struct /identifing the types of errors, ... - (pulse width modulation, frequency dividers, counters, sorting, generating a sequence like a Fibonacci sequence, finite state machine, test benches, math functions

    $25 (Avg Bid)
    $25 Ср. ставка
    6 ставки

    Make a serial interface system using Verilog

    $48 (Avg Bid)
    $48 Ср. ставка
    4 ставки
    Diseño FPGAs en VHDL 3 дней(-я) left
    ПОДТВЕРЖДЕН

    Proyecto enfocado al diseño VHDL sobre FPGAS. Desarrollo de código y de bancos de pruebas, verificación del funcionamiento y resolución de algunas cuestiones. Tiene que estar terminado para el día 17 de diciembre. Se adjunta toda la descripción de lo que hay que hacer, así como unas plantillas para las soluciones y algunos bancos de pruebas...

    $33 (Avg Bid)
    $33 Ср. ставка
    1 ставки
    Synthesize the controller fora very simple vending machine 2 дней(-я) left
    ПОДТВЕРЖДЕН

    Use a Verilog and Do exactly what is on the paper and hand me a report with codes, synthesized diagrams, and a description comparing the different state assignments

    $24 (Avg Bid)
    $24 Ср. ставка
    5 ставки
    $26 Ср. ставка
    2 ставки
    VHDL questions 2 дней(-я) left

    I have some VHDL questions which I nedd to be solved .

    $19 (Avg Bid)
    $19 Ср. ставка
    5 ставки
    Trophy icon VHDL Design 2 дней(-я) left

    Concurso enfocado al diseño VHDL sobre FPGAS. Desarrollo de código y de bancos de pruebas, verificación del funcionamiento y resolución de algunas cuestiones. El concurso comienza hoy y termina en 7 días. Los participantes tienen una semana para avanzar todo lo que puedan. El participante ganador dispondrá de 10 días más para fin...

    $34 (Avg Bid)
    FPGA Designing 2 дней(-я) left

    Hello, I need FPGA designing expert. I have complete details of the project. Place your bids, i will share the details with the best bidder. Thank you in advance

    $59 (Avg Bid)
    $59 Ср. ставка
    14 ставки

    We have an in-house trading application which we intend to move to FPGA, using metamako or solarflare fdk

    $80 / hr (Avg Bid)
    $80 / hr Ср. ставка
    1 ставки
    $129 Ср. ставка
    9 ставки
    Project for TIV LAbs 4 дней(-я) left

    Hi TIV LAbs, I noticed your profile and would like to offer you my project. We can discuss any details over chat. Have you worked on the nexys 4 ddr fpga board?

    $37 (Avg Bid)
    $37 Ср. ставка
    1 ставки

    ...but you also have to write the result to the $rd register as R-type instructions require. Write a structural Verilog on Altera Quartus II tool to implement a 32-bit R-type MIPS. Only structural Verilog is allowed, dataflow and behavioral Verilog is not allowed except for the register module. This means you cannot use assign, ifelse, always, ?: and etc

    $28 (Avg Bid)
    $28 Ср. ставка
    5 ставки

    ...minimum resource filter bank in VHDL in the simplest possible way. It can be done on HDL designer or Simulink VIVADO Signal Generator. * Create a word file with short explanations how VHDL model works and add guidelines what algorithm was used to implement DFT. * Do a bit-true simulation in order to confirm that VHDL model works the same as the Simulink

    $236 (Avg Bid)
    $236 Ср. ставка
    9 ставки
    PLL in VHDL 19 часов(-а) left
    ПОДТВЕРЖДЕН

    Add in our Design a PLL for variable clock speed

    $173 (Avg Bid)
    $173 Ср. ставка
    12 ставки
    FPGA X13bcd miner and bitstream 16 часов(-а) left
    ПОДТВЕРЖДЕН

    ...looking for someone who can design a FPGA based X13bcd miner to mine X13bcd based coins like BCD. The design should be adaptable for possible changes in the X13bcd algorithm. Use vivado or other software make bitstream for vu9p fpga card with pcie,like xilinx vcu1525. make a miner software for ubuntu or windows. FPGA should be capable of mining with

    $2299 (Avg Bid)
    $2299 Ср. ставка
    10 ставки

    The main aim of the project is to design and simulate a Blackjack game model using VHDL and demonstrate it using Alter Cyclone V SoC. The inputs are taken from the player using the switches and push buttons while the output is displayed on the 7-segment display of the FPGA.

    $372 (Avg Bid)
    Избранный
    $372 Ср. ставка
    3 ставки
    Solving FPGA output module Завершено left

    1. Design platform: VIVADO 18.2 2. Chip: xcz7020CLG484-1 3. language: Verilog 4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width

    $186 (Avg Bid)
    $186 Ср. ставка
    8 ставки

    VHDL code for "64-Bit Radix-16 Booth Multiplier Based On Partial Product Array Height Reduction project"

    $192 (Avg Bid)
    $192 Ср. ставка
    6 ставки
    Wallace muliplier 8x8 Завершено left

    Build a VHDL code for 8x8 Wallace multiplier

    $152 (Avg Bid)
    $152 Ср. ставка
    12 ставки
    Solving FPGA output module Завершено left

    1. Design platform: VIVADO 18.2 2. Chip: xcz7020CLG484-1 3. language: Verilog 4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width

    $150 (Avg Bid)
    $150 Ср. ставка
    6 ставки

    Need to Build the FPGA to HPS DMA code in Arria 10 Intel-Altera FPGA

    $392 (Avg Bid)
    $392 Ср. ставка
    2 ставки
    fpga pattern generator Завершено left

    fpga pattern generator connected to a pc starting from an evaluation board and an HDL from TI.

    $305 (Avg Bid)
    $305 Ср. ставка
    8 ставки

    Design of a signal generator using verilog hdl. Should be done using Vivado Design Suite . More details in chat.

    $27 (Avg Bid)
    $27 Ср. ставка
    6 ставки
    FPGA Project 2xI2S to SPI Завершено left

    Project target is to have a FPGA to communicate with two I2S codecs and to provide a SPI slave connection conveying the I2S data to and from a local MCU. Testing scripts and test timings for the Altera Quartus environment are required. For the proper testing of the project deliverables, test scripts and test timings need to be created and relevant

    $140 (Avg Bid)
    $140 Ср. ставка
    2 ставки
    $33 Ср. ставка
    5 ставки
    Video Compression Using FPGA Завершено left

    I need to perform video compression using FPGA My final aim is to get a .bit or to .bin file so that I can burn the image to my fpga and simply voila.. Kindly visit this link in order to get an insight to the board that I will be using… [войдите, чтобы посмотреть URL] I want video to

    $158 (Avg Bid)
    $158 Ср. ставка
    4 ставки
    Transfer VHDL design code to Visio Завершено left

    Transfer the design of 32x32 bit combination Multiplier and an 8-bit Word Serial Multiplier( using Cadence simulation ) to Visio block diagram and make sure that signal and port are matched.

    $35 (Avg Bid)
    $35 Ср. ставка
    3 ставки
    Xilinx Vivado project ref. design Завершено left

    I have my FPGA Xilinx Artix 7 XC7A50T development platform for my personal project. It has DDR3, Hi-speed ADC, Hi-speed DAC, UART, SPI(x2), IIC, and an Ethernet MAC. I need a complete design with microBlaze. I can provide a small example xpr prj but not yet finished. I need someone to configure and link the ip together and have it finally synthesis

    $188 (Avg Bid)
    $188 Ср. ставка
    9 ставки
    Vhdl code modifications Завершено left

    Need a vhdl expert for Vhdl Code modification. Clock divider and counter design. Code needs to be run on an fpga. Thanks

    $22 (Avg Bid)
    $22 Ср. ставка
    12 ставки

    I'm trying to port PYNQ over to a diligent board that is not directly supported. I'm hoping somebody has already done this that would be willing to share their SD card files with me to save me the trouble. I'm looking for PYNQ version 2.2 or 2.3. Please and thankyou.

    $143 (Avg Bid)
    $143 Ср. ставка
    3 ставки
    creating an ALU using vhdl Завершено left

    we need an alu of 256*8 memory ..for more information message me

    $32 (Avg Bid)
    $32 Ср. ставка
    8 ставки
    image water marking Завершено left

    image watermarking baed on dct algorithm in verilog code, need to implement in xilinx board

    $219 (Avg Bid)
    $219 Ср. ставка
    4 ставки