Verilog code adc dacработы

Фильтр

Мои последние поисковые запросы
Фильтровать по:
Бюджет
по
по
по
Навыки
Языки
    Статус работы
    2,596 verilog code adc dac работ(-а,-ы) найдено, цены указаны в USD
    verilog assignment 6 дней(-я) left

    Hello, i need help with an assignment for verilog. Specifically I need to continue with an RISC-V ALU that I am required to make. Then after I am done with the executions, I need to make a Fetch, Decode and Writeback code. We can talk so I can explain more of the files given to us and for any questions. Some is the work that I have done so far. I am

    $154 (Avg Bid)
    $154 Ср. ставка
    4 ставки

    Im working with an ATMEGA MCU and a DAC (DAC0800) to produce a simple sinusiod wave, triangular and rectangular wave using C language to be produced on the oscilloscope. I require only the codes in C language which will be programmed on my ATMEL AVR. Datasheets will be provided.

    $86 (Avg Bid)
    $86 Ср. ставка
    7 ставки
    Woocomerce Expert - PHP/Javascript 6 дней(-я) left
    ПОДТВЕРЖДЕН

    ...making this message gray. When the person chooses a size should continue to appear the word buy in black without changing the background color and without changing the phrase to adc a size. - Photo 5 6 - In the site [войдите, чтобы посмотреть URL] has the icon to include the measurement table, the front end is ok, just copy

    $123 (Avg Bid)
    $123 Ср. ставка
    22 ставки

    ...tool chains for embedded platforms 7. Updated BSP stuff like GPIOs, clock configuration, interrupts, i2c port. 8. Knowledge of I2C, SPI, DMA, GPIO, MMC, EEPROM, Flash, RTC, ADC, DAC, PWM, Watchdog Timers Configuration, UART Deep knowledge on ARM SoC ( TI / Microchip… etc ) and understanding of bootloaders...

    $1666 (Avg Bid)
    $1666 Ср. ставка
    11 ставки

    Requirements: - Proficient in Verilog/VDHL and C/C++ - Experienced with Xilinx Vivado - Experienced in debugging on ILA/JTAG Preferred Qualifications: - Familiar with AXI interface - Familiar with wireless communication system VLNComm has several current working FPGA projects and one incomplete FPGA project in development on the topic of visible

    $4513 (Avg Bid)
    $4513 Ср. ставка
    22 ставки
    Beaglebone ADC code 1 день left
    ПОДТВЕРЖДЕН

    ...platform. I have github code on the Beaglebone that will sample one channel of the on-board ADC, while allowing me to control the sampling rate and allowing me to choose one of 8 channels. This involves an approach that combines C-programming with Python scripting and some assembly code. Currently the code samples one channel of the ADC. I need to extend

    $140 (Avg Bid)
    $140 Ср. ставка
    8 ставки

    Науково-дослідний проект в галузі неруйнівного контролю. ____________________________________________________________ Scientific research project in the field of non-destructive testing.

    $390 (Avg Bid)
    $390 Ср. ставка
    3 ставки

    I have STM32F745, which digitizes human voice with one of its ADC, and outputs it via the first DAC. It works great at sample frequency 24kHz and much more. I need to use DSP extensions to program the following in real-time: 1. generate analytic signal, probably by making Hilbert transform via FFT, zeroizing negative frequencies, reverse FFT, or any

    $618 (Avg Bid)
    Соглашение о неразглашении
    $618 Ср. ставка
    3 ставки
    Project for Nitin G. Завершено left

    ...low power datalogger that can log continuously and autonomously for 60 days. Some details: - Likely microcontroller hardware: NXP LPC11U35FBD48/401 or similar - likely ADC ADS1254 ADC converter (will require separate gain circuitory) , alternatives ADS1283 and LTC2380-24 - Functionality to sleep while sensors are below a threshold for a certain time

    $8 / hr (Avg Bid)
    $8 / hr Ср. ставка
    1 ставки
    HeneryII and Jr. Завершено left

    ...). 13. WiFi configured for direct connection to Windows based PC/Tablet or VNC. HeneryII programmable hardware; a. Raspberry Pi 3 B+ b. Audio card = [войдите, чтобы посмотреть URL] Audio DAC HAT Sound Card (AUDIO+SPEAKER+MIC) c. SSD X850 board w/ 1TB Samsung 860 EVO (to be system boot drive) d. DFR0327 Arduino Expansion Shield Slave; a. Arduino MEGA 2560 b

    $485 (Avg Bid)
    $485 Ср. ставка
    9 ставки
    Re-design of schematics and PCB Завершено left

    ...*About 35 main modifications. Example: *“Add three analog inputs circuits with voltage dividers 5V->3.3V and call them “XXP1” and “XXP2” and “GPS”. Hook them up to adequat ADC pins on Teensy. Copy protective circuit from “X POSITION SENSOR” to these.” *“Add power indicator LED on “+12V XCU” rail.&rdq...

    $221 (Avg Bid)
    $221 Ср. ставка
    21 ставки
    Kinetis KV30 Project Завершено left

    Need a Kinetis firmware developer to create initial MCUxpresso Project. Have schematic of KV30 on a board, and need help getting the Project created with GPIO, and ADC peripherals configured in MCUxpresso IDE.

    $527 (Avg Bid)
    $527 Ср. ставка
    7 ставки

    Verilog expert required for task on Digital Systems Deadline 2 Days Budget 30 usd. Details will be shared with interesting bidders

    $65 (Avg Bid)
    $65 Ср. ставка
    18 ставки

    Working firmware needs minor modifications and additions to such as: 1. Increase ADC scan frequency 2. Read RX data and send on TX 3. Read RX Data and change ADC settings For developers with experience with EFM32 family. Please contact for more details.

    $14 / hr (Avg Bid)
    $14 / hr Ср. ставка
    2 ставки
    Build me a ADC board Завершено left

    I want an ADC board to work with my system.

    $409 (Avg Bid)
    $409 Ср. ставка
    4 ставки

    Strona ktora bede mogl wystawiac ksiazki Czytelnicy beda mogli opisac oraz dac punkty Mozliwosc dodawania autorow oraz opisac ich Top 100 ksiazek najlepiej ocenionych Mozliwosc czytelnika zrobienia wlasnego prolilu Oraz zaznaczenia roznych statusow jak np . czytam , przeczytany itd Sprzedaz roznych pakietow dla wydawnict mozliwosc dodawania

    $787 (Avg Bid)
    $787 Ср. ставка
    18 ставки

    We have to develop firmware for Air Conditioner System. We have our...peripherals with STM32F105RCT6. 1. Blower Motor (GPIO) 2. Unipolar stepper motor (GPIO) 3. NTC (ADC) 4. Modbus RTU (UART) Our hardware has been copyrighted, so developer should preserve the same. Contract must be signed before starting the job. Source code will be account to buyer.

    $510 (Avg Bid)
    $510 Ср. ставка
    5 ставки
    FPGA TCPIP implementation Завершено left

    FPGA TCPIP implementation using Verilog

    $21 / hr (Avg Bid)
    $21 / hr Ср. ставка
    16 ставки

    Hello I want to interface radio module CC110L with PIC32 micro controller. Also PIC32 take value from current sensor and Using ADC I need to convert value in digit and send it over radio module.

    $139 (Avg Bid)
    $139 Ср. ставка
    9 ставки

    ...driver to manage the screen and the sc card. WIth 1 button: On/Off and a switch : Flash. The ESP8266 has to be also in charge of measuring the remaining battery using the ADC. If you think you can do it, start the bidding proposal with "ESP8266TFT". If you need more info or pictures of the existing (but discontinued hardware), do not hesitate to

    $1229 (Avg Bid)
    $1229 Ср. ставка
    33 ставки

    ...looking for an experienced PCB designer at an affordable rate. I need help creating modules based on references designs of DAC/ADC chips. I'm working on an audio based project and I've had much success with inexpensive DAC/ADC modules found on ebay. I've tested PCM5102A and PCM1808. However, the parts that I actually want to use don't have a sim...

    $1239 (Avg Bid)
    $1239 Ср. ставка
    24 ставки
    Firmware creation IoT Device Завершено left

    ...application • The sensor HUB, All three sensors interface with the SAMD20 Via independent I2C ports. • Power control • Buzzer control • Test LED control • Battery and charger ADC readings Bluetooth-BGM13P – Overview • The BGM13P is a BLE 5 compliant module with an Integrated 32-bit ARM Cortex-M4 core processor at 38.4MHz. Since the BGM13P is an ultra

    $1500 - $3000
    Скрытый Соглашение о неразглашении
    $1500 - $3000
    8 ставки

    Verilog digital logic deisgn simple work

    $23 (Avg Bid)
    $23 Ср. ставка
    18 ставки
    Custom Fritzing Part for PCB Завершено left

    Create a custom Fritzing Part for the Omega2 ADC Expansion PCB. The focus is on the Breadboard model - it must have all connectors correctly placed on a graphic of the PCB. It does not have to include all of the details of the schematic - can be treated as a blackbox. Adobe Illustrator Diagram of PCB will be provided.

    $28 (Avg Bid)
    $28 Ср. ставка
    5 ставки

    I have Altera Verilog source code. This is crosspoing from Altera. Add a special feature (essential) to enable any one input (DI) to connect simultaneously to ALLoutputs (DO). Likely part would be EPM570T100I5. You can get source code follow link. [войдите, чтобы посмотреть URL]

    $46 (Avg Bid)
    $46 Ср. ставка
    16 ставки

    ...------------------------- All the SQL databases must be backup All the PHP must be backup We need a full backup to be able to reinstall the server if the disk crash • PHP Code • Configuration PHP • Data SQL • Configuration SQL • Configuration Apache The location in dropbox where to store the backup will be shared ---------------------------------

    $179 (Avg Bid)
    $179 Ср. ставка
    23 ставки

    I have a simple Verilog project. This is very simple. I attached a Logic diagram. Please reference this. Thanks for advance.

    $23 (Avg Bid)
    $23 Ср. ставка
    22 ставки
    Simple Verilog Program. Завершено left

    I want to Verilog programmer. This job i This is very simple. I attached image for logic. You can write code on QuartusII. and then the code must be compiled. Please check image and place bid. Thanks.

    $22 (Avg Bid)
    $22 Ср. ставка
    17 ставки
    STM32F4-DISCOVERY FFT Analyzer Завершено left

    ...STM32 Cube HAL and CMSIS 3. Source code must contain entire eclipse project folder and should build once copied on my machine 4. Performance is important so use DMA 5. Use Uart2 (PA2/PA3) for log messages Deliverables: 1. Milestone 1: (hex file) read microphone samples convert to PCM and send them to on board DAC. Basically hear in the headphone the

    $163 (Avg Bid)
    $163 Ср. ставка
    8 ставки
    Sofware engineer c++ Завершено left

    Software Engineer with Experience in C++, Data login, A/D Converters, DAC , HMI, LAN data collection , hardware knowledge deisred enougj to gnerate schematic vga, rs232,, Microprocessor ARM, Raspberry Pi or Beagle black experience a plus.

    $1452 (Avg Bid)
    $1452 Ср. ставка
    13 ставки
    Verilog design project Завершено left

    Verilog and Quartus based programming. The project requires a working alarm clock with certain specifications to be met when certain switches are activated.

    $21 / hr (Avg Bid)
    $21 / hr Ср. ставка
    20 ставки
    Verilog program counter Завершено left

    Program counter to be simulated with testbench and implemented on De0-cv fpga. Please see file for exact specificiations and criteria.

    $131 (Avg Bid)
    $131 Ср. ставка
    19 ставки

    Design an Alarm Clock using Verilog and implement it on DE0-CV board using HEX display. Design Specifications for the Alarm Clock • Time should be displayed on the 6-digits of the 7-segment display (HHMMSS). o The left two digits will be the hour, middle two digits will display the minutes and the right two digits will display the seconds. (the period

    $122 (Avg Bid)
    $122 Ср. ставка
    13 ставки

    ...------------------------- All the SQL databases must be backup All the PHP must be backup We need a full backup to be able to reinstall the server if the disk crash • PHP Code • Configuration PHP • Data SQL • Configuration SQL • Configuration Apache The location in dropbox where to store the backup will be shared ---------------------------------

    $174 (Avg Bid)
    $174 Ср. ставка
    12 ставки
    System Verilog Trainer Завершено left

    We are looking for a System Verilog Training for few Engineers in our premises.

    $1988 (Avg Bid)
    $1988 Ср. ставка
    5 ставки
    Xmega micro controller Завершено left

    ...connected to two RF micro-controllers AX8052F100 that are connected to two transceivers one acts as transmitter and the other acts as a receiver. I need someone who can write a code on Atmel XMEGA A1U to do the following : Transmit mode: send data received from Arduino (SPI port 1) to the transmitter RF micro-controllers through (SPI port 2) Receive mode:

    $482 (Avg Bid)
    $482 Ср. ставка
    22 ставки

    Design Pipeline processor for RISC based instruction set on Xilinx ISE verilog for Spartan 3E board. Instruction set is given and we need certain kind of output based on designed assembly code. Code should be loaded on Instruction memory and it's already done. we have only 2 days for that but processor is 8bit and instruction is 16bit

    $100 (Avg Bid)
    $100 Ср. ставка
    8 ставки

    ...CYCLONE 5 1. reading an anolog signal (adc is available on board )ltc2308 is the adc which is available on fpga a board 2. realization of PID controller on FPGA 3. realization of process module on fpga (simple equation as to be realized here i.e PT1 transfer function) 4. output of pid controller should be read on DAC (pmod DA4) [войдите, чтобы посмотреть URL] what is imp...

    $366 (Avg Bid)
    $366 Ср. ставка
    2 ставки

    ...CYCLONE 5 1. reading an anolog signal (adc is available on board )ltc2308 is the adc which is available on fpga a board 2. realization of PID controller on FPGA 3. realization of process module on fpga (simple equation as to be realized here i.e PT1 transfer function) 4. output of pid controller should be read on DAC (pmod DA4) [войдите, чтобы посмотреть URL] what is imp...

    $58 - $140 / hr
    $58 - $140 / hr
    0 ставки

    ...house. From 00:00 at night, the daily electricity usage KW information will be sent to the server via MQTT communication protocol. - In the event of a power cut, the input ADC will provide super condensate energy to be read and the existing KW information will be saved in the EEPROM until the condenser is discharged. If there is KW information stored

    $216 (Avg Bid)
    $216 Ср. ставка
    9 ставки
    $16 / hr Ср. ставка
    12 ставки
    System Verilog Project 5 Завершено left

    ALU The ALU should be coded using these integer operations *, +, -, and /. Register File The register file must be implemented in a separate module. Hex display The hex display must be implemented using a function that converts digits to 7 segment display segments.

    $122 (Avg Bid)
    $122 Ср. ставка
    19 ставки

    ...control 2 x GPIO read 5 ADC read 2 x User button read Control 0.96" OLED I2C LCD (write code considering special characters, not only the libraries available) Navigation menu using the 2 user buttons I am willing to work together with the developer on this project, so we can share some of the development and you won't have to code and research all yourself

    $140 (Avg Bid)
    $140 Ср. ставка
    10 ставки

    Hello, I have made a SAR 8 bits binairy coded ADC using method of 2 steps Successive Approximation, but it is a bit buggy. I need very experienced engineer in this field, otherwise it would just be loosing time. The simulation must be done in Cadence Virtuoso 6.x Thanks !

    $40 (Avg Bid)
    $40 Ср. ставка
    2 ставки
    Alarm clock Verilog Завершено left

    Design an Alarm Clock using Verilog and implement it on DE0-CV board using HEX display.

    $184 (Avg Bid)
    $184 Ср. ставка
    15 ставки

    i need to design 8 bit pipeline line processor in xilinx ISE. It should be in verilog. there is 3 type of instruction set.

    $86 (Avg Bid)
    $86 Ср. ставка
    5 ставки
    Verilog Coding expert needed Завершено left

    Hello, I need some help with Verilog coding. I already have the code but Im having errors and cant compile it. Also, I need hepl with implementing testbench. Teamviewer required to debug the code and I can send you the document to take a look at the project.

    $106 (Avg Bid)
    $106 Ср. ставка
    11 ставки
    Convert a python program to vhdl Завершено left

    Hi, I have opencv python programs want to implement them on the ZYNQ SoC. To be in precise want to implement custom object detection(using opencv, tensorflow) on to ZYN...them on the ZYNQ SoC. To be in precise want to implement custom object detection(using opencv, tensorflow) on to ZYNQ board. And also converting the python program to VHDL/Verilog.

    $132 (Avg Bid)
    $132 Ср. ставка
    7 ставки
    Atmel Code for RFID units Завершено left

    ...at PIN 9 before we are measuring the battery. We are using an Atmel Chip and Atmel Studio. Your task: Change the code to get it work. You will get the whole source code but no real sample. We will do the test here. Part of the code right now: static void motor_on (void) { [войдите, чтобы посмотреть URL] = MOTOR_PIN_bm; } /*! brief PWM on/off time (milliseconds)

    $591 (Avg Bid)
    $591 Ср. ставка
    9 ставки

    I need to design and simulate a typical telecommunication receiver system operating in Ku band(14.25 to 14.5 ...to design and simulate a typical telecommunication receiver system operating in Ku band(14.25 to 14.5 Ghz) consisting of Bandpass filter,Low ,noise amplifier,mixer,IF filter,adc and signal processor..with modulated and unmodulated signals.

    $126 (Avg Bid)
    $126 Ср. ставка
    11 ставки