Фильтр

Мои последние поисковые запросы
Фильтровать по:
Бюджет
по
по
по
Тип
Навыки
Языки
    Статус работы
    4,394 vhdl fpga работ(-а,-ы) найдено, цены указаны в USD
    Project for Pavlo H. Завершено left

    Добрый день Вы можете нам помочь с кодом vhdl cyclone 10 FPGA в программе Quartus Prime

    $301 (Avg Bid)
    $301 Ср. заявка
    1 заявок(-ки)
    Project for Mykyta M. Завершено left

    Добрый день Вы можете нам помочь с кодом vhdl cyclone 10 FPGA в программе Quartus Prime

    $301 (Avg Bid)
    $301 Ср. заявка
    1 заявок(-ки)

    Имеется проект VHDL, необходимо процессы вынести в отдельные компоненты без потери функциональности и работоспособности тестбенча.

    $35 (Avg Bid)
    $35 Ср. заявка
    1 заявок(-ки)
    $111 Ср. заявка
    1 заявок(-ки)

    Разработка системы Формирования звуковых оповещений на основе FPGA,(Development of a system for generating sound notifications based on FPGA.)

    $38 (Avg Bid)
    $38 Ср. заявка
    3 заявок(-ки)
    Project for Sergey G. Завершено left

    Здравствуйте, Sergey G.! Я обратил внимание на ваш профиль и хочу предложить вам для работы свой проект. Есть готовое решение на Verilog, нужно переделать на VHDL с некоторыми правками

    $35 (Avg Bid)
    $35 Ср. заявка
    1 заявок(-ки)
    Project for Oleksandr S. Завершено left

    Здравствуйте, Clevermindolex! Хочу предложить вам для работы свой проект. Есть готовое решение на Verilog, нужно переделать на VHDL с некоторыми правками

    $30 (Avg Bid)
    $30 Ср. заявка
    1 заявок(-ки)

    Цветомузыка. Адресная светодиодная лента, фильтр по частотам (высокие, средние, низкие), в зависимости от громкости и частоты мигает лента разными цветами

    $17 (Avg Bid)
    $17 Ср. заявка
    1 заявок(-ки)

    Добрый день всем! Есть алгоритм написанный в матлабе, алгоритм не большой. простой( пара массивов, пара циклов, простейшие вычисления) Необходимо его реализовать в VHDL. Спасибо.

    $23 (Avg Bid)
    $23 Ср. заявка
    4 заявок(-ки)
    Embedded Systems FPGA Project Assistance 5 дней(-я) left
    ПОДТВЕРЖДЕН

    We are from an IT consulting firm and an online tutoring company One of our client is in need of assistance in Embedded Systems FPGA

    $8 / hr (Avg Bid)
    $8 / hr Ср. заявка
    2 заявок(-ки)
    Ethereum bitstream for VCU1525 FPGA 4 дней(-я) left
    ПОДТВЕРЖДЕН

    I need bitstream for my card VCU1525 it has 64 GB of ram,need good hash rate. freelancer will deploy bitstream using vivado to my card and i will test its hashing rate and [войдите, чтобы посмотреть URL] i need the miner application to. also i need long term support,also write the word VCU in end of bid.

    $750 (Avg Bid)
    $750 Ср. заявка
    1 заявок(-ки)

    I am interested to work on a long term research project where I need to find a new robust method (Approach) in the area of Resource Constrained Devices with Machine/Deep Learning for memory optimization, algorithm optimization, deep compression using pruning and quantization. I am open to use Arm Cortex, ESP32, or an FPGA for hardware acceleration. These embedded system have limited power, memory...

    $34 / hr (Avg Bid)
    $34 / hr Ср. заявка
    13 заявок(-ки)
    vivado xilinx expert needed 3 дней(-я) left
    ПОДТВЕРЖДЕН

    i want long term employee. if you are expert in verilog, vhdl. please bid here

    $144 (Avg Bid)
    $144 Ср. заявка
    8 заявок(-ки)
    Testbench in VHDL 3 дней(-я) left

    I have a source code and I want the testbench code for it

    $47 (Avg Bid)
    $47 Ср. заявка
    2 заявок(-ки)
    vivado expert needed -- 2 2 дней(-я) left
    ПОДТВЕРЖДЕН

    i want long term employee. if you are expert in verilog, vhdl. please bid here

    $104 (Avg Bid)
    $104 Ср. заявка
    2 заявок(-ки)
    vivado expert needed 2 дней(-я) left
    ПОДТВЕРЖДЕН

    i want long term employee. if you are expert in verilog, vhdl. please bid here

    $4 / hr (Avg Bid)
    $4 / hr Ср. заявка
    2 заявок(-ки)
    Vhdl project -- 4 2 дней(-я) left
    ПОДТВЕРЖДЕН

    I need some clarification on vhdl

    $123 (Avg Bid)
    $123 Ср. заявка
    12 заявок(-ки)
    need help with vhdl 2 дней(-я) left

    Vending Machine Purpose: To use different acquired logic designs To gain experience of team work To design a VHDL based soda machine To test the design on the [войдите, чтобы посмотреть URL] site Tools: Compiler and testbench tools on [войдите, чтобы посмотреть URL]

    $21 (Avg Bid)
    $21 Ср. заявка
    3 заявок(-ки)
    FPGA Design Project 1 день left

    Please see attached pdf file to get complete details related to this task. This required template has been added in zip file.....

    $87 (Avg Bid)
    $87 Ср. заявка
    7 заявок(-ки)

    Looking for Linux Kernel developers And FPGA developers to port the Mister Project Linux Kernel and U-Boot of DE10 Nano to the Xilinix Ultra96-V2 Zynq UltraScale+ ZU3EG. Once completed we need assistance porting of the existing FPGA cores of Mister Project to the zu3. Mister Project Linux Kernel: [войдите, чтобы посмотреть URL] Mister Project U-Boot: [войдите, чтобы посмотреть URL] [войдите, ...

    $548 (Avg Bid)
    $548 Ср. заявка
    5 заявок(-ки)
    Need A VHDL expert for a small theory task 18 часов(-а) left
    ПОДТВЕРЖДЕН

    You have a VHDL code and you need to describe it. I would provide example

    $19 (Avg Bid)
    $19 Ср. заявка
    8 заявок(-ки)

    Looking for Linux developers And FPGA developers to port the Mister Project Linux Kernel of DE10 Nano to the Xilinix Ultra96-V2 Zynq UltraScale+ ZU3EG. Once completed we need porting of Current developed D10 Nano cores to the zu3.

    $583 (Avg Bid)
    $583 Ср. заявка
    3 заявок(-ки)

    I need the help of someone who could help me propose and implement an algorithm using constraints programming methods that supports formal verification of digital models that can be used on hardware models in VHDL , verilog, e.t.c, its quite urgent please, your help would be highly appreciated

    $137 (Avg Bid)
    $137 Ср. заявка
    7 заявок(-ки)
    Project for Muhammad B. 2 дней(-я) left

    Hi binyameen i have lab report in vhdl can you work in it

    $10 (Avg Bid)
    $10 Ср. заявка
    1 заявок(-ки)
    Project for Muhammad A. 2 дней(-я) left

    Hi Muhammad A., i have lab report in quartus vhdl can you work in it.

    $10 (Avg Bid)
    $10 Ср. заявка
    1 заявок(-ки)
    design and verification Завершено left

    design of an FPGA device and its verification

    $120 (Avg Bid)
    $120 Ср. заявка
    16 заявок(-ки)
    Design an FPGA mesh architecture Завершено left

    I'm required to design this architecture using VHDL. This architecture also consists of hops.

    $110 (Avg Bid)
    $110 Ср. заявка
    8 заявок(-ки)

    We have a HW card already built that captures data and stores it inside the LSRAM of Microsemi Polarfire FPGA. We use double buffering technique so while capturing new data in one buffer the other buffer is sending the data to the host from the other buffer. The host has to capture the data in real time. For that, the Host PCIE has to allocate multiple buffers (e.g. cyclic Fifo) so the copied da...

    $2560 (Avg Bid)
    $2560 Ср. заявка
    5 заявок(-ки)
    Embedded fpga and arduino project Завершено left

    It is an easy project message me for details

    $142 (Avg Bid)
    $142 Ср. заявка
    9 заявок(-ки)
    Robotic Expert Завершено left

    Hello freelancers, I am looking for an expert in VHDL/FPGA for an interesting project. The project is very small and I encourage new freelancers to place the bid. My budget is 30-40 AUD

    $82 (Avg Bid)
    $82 Ср. заявка
    4 заявок(-ки)
    VHDL Expertss Завершено left

    Hello freelancers, I am looking for an expert in VHDL for an interesting project. The project is very small and I encourage new freelancers to place the bid. My budget is 30-40 AUD

    $44 (Avg Bid)
    $44 Ср. заявка
    6 заявок(-ки)
    verilog, vhdl expert needed -- 3 Завершено left

    i want long term employee. i need to draw internal block diagram. if you are expert, please bid here

    $3 / hr (Avg Bid)
    $3 / hr Ср. заявка
    7 заявок(-ки)
    verilog, vhdl expert needed -- 2 Завершено left

    i want long term employee. i need to draw internal block diagram. if you are expert, please bid here

    $2 / hr (Avg Bid)
    $2 / hr Ср. заявка
    6 заявок(-ки)
    verilog, vhdl expert needed Завершено left

    i want long term employee. i need to draw internal block diagram. if you are expert, please bid here

    $40 (Avg Bid)
    $40 Ср. заявка
    2 заявок(-ки)
    Looking senior Verilog engineers Завершено left

    - Develop a micro-threaded RISC-V for low-overhead threading - Integrate with FPGA HLS tool to make a solution of micro-threaded HLS - Need to optimized PPA (Power Performance Area) - Require good problem solving skill - Require good written and oral communication kill

    $7297 (Avg Bid)
    $7297 Ср. заявка
    3 заявок(-ки)

    1. Encode key presses on a standard 16-key 2. give a stable 4-bit binary output 3. Have output to indicate when a key is being pressed.

    $142 (Avg Bid)
    $142 Ср. заявка
    8 заявок(-ки)
    Robotic Expert (VHDL) Завершено left

    Hello freelancers, I am looking for an expert in VHDL for an interesting project.

    $173 (Avg Bid)
    $173 Ср. заявка
    6 заявок(-ки)

    This project has multiple phase that need to be done. It is yo develop a system that demonstrate the error correction H(7,4) hamming codes Use of python, Verilog and arudino is also required

    $40 - $67
    $40 - $67
    0 заявок(-ки)
    CME HFT FPGA tick to trade -- 2 Завершено left

    I'm a trader and I need an HPGA engineer foran ultra low latency fpga solution to trade on CME. I have a c++ reference implementation for most blocks, obviously this needs to be converted to hdL (verilog ideally). Functional requirements: - Msrket Data feed handler - Order book building (Last bid, ask, trade) - Line arbitration (Feed A and B arbitration) - orders sending - Exchange orders re...

    $10000 (Avg Bid)
    $10000 Ср. заявка
    2 заявок(-ки)
    $18 Ср. заявка
    6 заявок(-ки)
    CME HFT FPGA tick to trade Завершено left

    I'm a trader and I need an HPGA engineer foran ultra low latency fpga solution to trade on CME. I have a c++ reference implementation for most blocks, obviously this needs to be converted to hdL (verilog ideally). Functional requirements: - Msrket Data feed handler - Order book building (Last bid, ask, trade) - Line arbitration (Feed A and B arbitration) - orders sending - Exchange orders re...

    $3000 - $5000
    $3000 - $5000
    0 заявок(-ки)
    VHDL Coding Завершено left

    VHDL Coding Debugging the VHDL Code

    $24 (Avg Bid)
    $24 Ср. заявка
    3 заявок(-ки)
    VHDL help needee Завершено left

    hello I need help with VHDL, please let me know if you can help

    $24 (Avg Bid)
    $24 Ср. заявка
    9 заявок(-ки)
    Android kernel Завершено left

    Need to develop stock Android Pie (9) to bypass the kernel and allow apps to communicate directly with an FPGA using DPDK protocol

    $1599 (Avg Bid)
    $1599 Ср. заявка
    5 заявок(-ки)
    Robotics Expert -- 2 Завершено left

    I am looking for a robotics expert with good experience in VHDL/FPGA

    $91 (Avg Bid)
    $91 Ср. заявка
    2 заявок(-ки)
    Electrical & Mechanical Engineers Завершено left

    I am looking for Electrical & Mechanical Engineers. I have a huge work load these days. I need experts in following areas of Electrical Engineering: 1) Control Systems 2) Intelligent & Adaptive Systems 3) Multimedia Communication & IoT 4) VHDL/FPGA I need experts in following areas of Mechanical Engineering: 1) Solidworks 2) ANSYS 3) Calculations based work 4) Report writing Experts ...

    $87 (Avg Bid)
    $87 Ср. заявка
    29 заявок(-ки)
    ASIC Synthesis Завершено left

    My research objective is to design an asynchronous barrel shifter in order to reduce its processing time compared to its synchronous counterpart that works on the worst-case delay model. I will design both synchronous and asynchronous shifter circuits in the same ASIC technology to compare their performance. The research aim is to reduce the worst-case delay of the shifter circuit to an average ca...

    $389 (Avg Bid)
    $389 Ср. заявка
    3 заявок(-ки)

    Hello, I will need a VHDL expert. Very analytical descriptions in chat. Budget: $70 USD Deadline: 9/4/2021 Best wishes

    $113 (Avg Bid)
    $113 Ср. заявка
    6 заявок(-ки)

    Hello, I will need a VHDL expert. Very analytical descriptions in chat. Budget: $50 USD Deadline: 9/4/2021 Best wishes

    $140 (Avg Bid)
    $140 Ср. заявка
    1 заявок(-ки)