Vhdl work freelancerработы

Фильтр

Мои последние поисковые запросы
Фильтровать по:
Бюджет
по
по
по
Тип
Навыки
Языки
    Статус работы
    1,704 vhdl work freelancer работ(-а,-ы) найдено, цены указаны в USD

    Добрый день всем! Есть алгоритм написанный в матлабе, алгоритм не большой. простой( пара массивов, пара циклов, простейшие вычисления) Необходимо его реализовать в VHDL. Спасибо.

    $23 (Avg Bid)
    $23 Ср. ставка
    4 ставки
    Circular iterative CORDIC with Dual Fixed Point Arithmetic 5 дней(-я) left
    ПОДТВЕРЖДЕН

    I have a Circular iterative CORDIC using Fixed-Point​ Arithmetic. code that I would like to change to Dual Fixed Point code in VHDL/ Vivado

    $120 (Avg Bid)
    $120 Ср. ставка
    2 ставки
    Circular iterative CORDIC using Dual Fixed Point Arithmetic 5 дней(-я) left
    ПОДТВЕРЖДЕН

    I have a Circular iterative CORDIC using Fixed-Point​ Arithmetic. code that I would like to change to Dual Fixed Point code in VHDL/ Vivado

    $25 (Avg Bid)
    $25 Ср. ставка
    1 ставки
    ProjectDone 5 дней(-я) left

    The project is over VHDL using Vivado software, and it contains five smaller parts. have a fun with FPGA and hardware language.

    $20 / hr (Avg Bid)
    $20 / hr Ср. ставка
    8 ставки

    We are looking for an implementation of a FPGA SATA-to-SATA bridge. Design should be made in VHDL and be compatible to Xilinx Aritx-7 Series. The FPGA should receive SATA as a device (SATA device controller) and forward these information after processing to one or two SATA devices as SATA host (SATA host Controller).

    $3324 (Avg Bid)
    $3324 Ср. ставка
    9 ставки
    Digital To Analoge 1 день left

    We are a Australian based company in developmen...setup and amplified via Mosfets. Digital Data will be implemented on a Xilinx FPGA. Trapezoidal waveform needs to be written in VHDL so that circuit and Code simulation can be done in Tina software. An explanation of the VHDL code to be supplied so that code can be changed at any time in the future.

    $101 (Avg Bid)
    $101 Ср. ставка
    2 ставки

    Develope script in XILINX ISE FPGA using nexys 4 ddr card Language VHDL For calculator

    $44 (Avg Bid)
    $44 Ср. ставка
    4 ставки
    Update Miner for FPGA Завершено left

    Need to update VHDL and C-Code for change the communication from PCI-e to USB. The target is a Xilinx FPGA

    $627 (Avg Bid)
    $627 Ср. ставка
    9 ставки

    The project is described in the uploaded file, however one can alter the project as long as keeping the equipments and the goal of the project intact

    $138 (Avg Bid)
    $138 Ср. ставка
    7 ставки

    Hello i have a code of piano synthesizer using VHDL (vivado) and i want to understand it and fix it ... can you help me ?

    $12 / hr (Avg Bid)
    $12 / hr Ср. ставка
    1 ставки

    ...ability to extract and critically evaluate data for an unfamiliar digital design problem.‎ • The application of appropriate design methods to the VHDL design.‎ • The selection appropriate analysis tools, VHDL model abstraction levels and simulation test vectors.‎ • Ability to implement your design solution on a commercially available digital Computer

    $55 (Avg Bid)
    $55 Ср. ставка
    7 ставки

    ...already have this you can modify that but I need the code running on FPGA board after I download it to it. Description: You have to create the VHDL model for the 4-bit multiplier. You must also synthesize the VHDL model, download to FPGA and test your multiplier on the FPGA board. Use a push button on the DE10-Lite FPGA to provide the clk input to the

    $41 (Avg Bid)
    $41 Ср. ставка
    12 ставки
    VHDL code read write from files Завершено left

    hello, I have this project where I need to read from files and print the output in one file. I provided a very similar code , that can be modify and Matlab code to generate input files.

    $76 (Avg Bid)
    $76 Ср. ставка
    4 ставки
    Digital System Design with VHDL Завершено left

    To stimulate a project-based evaluation approach using VHDL and write a report. More information is contained in the file. Projects need to be written in VHDL and run a simulation for the program using a board. I will need the VHDL code and simulation for the timing diagram.

    $39 (Avg Bid)
    $39 Ср. ставка
    3 ставки
    AXI FULL FIFO debug Завершено left

    I created this project and fini...created this project and finished the entire code ,but for some reason it is not giving me the correct outputs.I would like help to fix the issue by editing my code. using VHDL in vivado I was able to create successful circular cordic. but when I made my AXI full and run it in SDK, it did not give me the right answer

    $29 (Avg Bid)
    $29 Ср. ставка
    7 ставки
    VHDL task using Xinlinx Vivado Завершено left

    A task compromising of Counter, clock divider, clock enable (CE), and seven-segment display using VHDL and Xinlinx Vivado. Further details will be provided. Deadline 3 days.

    $32 (Avg Bid)
    $32 Ср. ставка
    2 ставки

    ...ability to extract and critically evaluate data for an unfamiliar digital design problem.  The application of appropriate design methods to the VHDL design.  The selection appropriate analysis tools, VHDL model abstraction levels and simulation test vectors.  Ability to implement your design solution on a commercially available digital Computer Aided

    $85 (Avg Bid)
    $85 Ср. ставка
    4 ставки
    dual four to one multpliexer Завершено left

    am a master student, studying embbeded microelectronic and wireless systems, i need a vhdl code for dual_4_1 multiplexer, for structure, behaviour and dataflow if possiblr. thank you

    $21 (Avg Bid)
    $21 Ср. ставка
    15 ставки
    $20 / hr Ср. ставка
    14 ставки
    VHDL expert needed -- 2 Завершено left

    Expert on VHDL needed to integrate custome VHDL system in Vivado. He is also expected to create a custome SDK app that can handle this custom peripheral. Please bid if you can do. Due in 36 hours

    $25 (Avg Bid)
    $25 Ср. ставка
    3 ставки
    VHDL expert needed Завершено left

    Expert on VHDL needed to integrate custome VHDL system in Vivado. He is also expected to create a custome SDK app that can handle this custom peripheral. Please bid if you can do

    $25 (Avg Bid)
    $25 Ср. ставка
    4 ставки
    Project for Loi L. Завершено left

    ...- language : VHDL - IDE : Quartus Prime Lite Edition - Simulations with ModelSim - mini-project : 0) implement a 1680x1050-60Hz mode VGA controller (operating @ 143Hz pixel clock via PLL) 1) store 280x280 8byte/pixel image to on-chip memory (M9k blocks) 2) read image from on-chip memory (using Altera/Intel's RAM-1Port vhdl IP) 3) output

    $50 / hr (Avg Bid)
    $50 / hr Ср. ставка
    1 ставки

    i have attached the document below. And i need this on 21st of october.

    $120 (Avg Bid)
    $120 Ср. ставка
    7 ставки

    ...have to be ported to VHDL and be integrated before programming the Xilinx V6 FPGA on the transmitter. Complete hardware and many of the software blocks in VHDL are already built by our team. The requirement is urgent. Entire work to be completed in 2 - 3 weeks. Any freelancer with experience in integrating system level codes in VHDL, basics of digital

    $863 (Avg Bid)
    Местный
    $863 Ср. ставка
    11 ставки
    VHDL help needed for fpga projects Завершено left

    Need an expert in xilinx vivado Projects are based on digital systems on topics such as Multiplexers Flip flops registers Counters Clock dividers Please contact for project instructions and further details

    $134 (Avg Bid)
    $134 Ср. ставка
    9 ставки

    Snake Game : 1.) Should run on Altera DE2 Board or on basy3 . 2.) Should Support VGA. 3.)Needed in a 3 days. skills:- verilog software:vivado i need this project in verilog ...: 1.) Should run on Altera DE2 Board or on basy3 . 2.) Should Support VGA. 3.)Needed in a 3 days. skills:- verilog software:vivado i need this project in verilog and not in VHDL

    $78 (Avg Bid)
    $78 Ср. ставка
    5 ставки

    I would like to discuss with freelancers having strong expertise in programming languages like VHDL, Verilog, Matlab, embedded C Please reach out to me. Engineering B.Tech. is must

    $16 / hr (Avg Bid)
    $16 / hr Ср. ставка
    30 ставки

    Any encryption code (AES/RSA) written in VHDL/Verilog in Quartus II for fpga board stratix IV. Please contact for more details.

    $33 (Avg Bid)
    $33 Ср. ставка
    3 ставки

    risc processor design and test, more detail I will provide on chat

    $108 (Avg Bid)
    $108 Ср. ставка
    16 ставки

    Create a custom SPI master controller with single, dual, and QUAD operation modes in VHDL for a MAX V CPLD.

    $391 (Avg Bid)
    $391 Ср. ставка
    9 ставки

    This is pavan. I am from the VLSI industry. I need a technical writer to explain 3 subjects(digital electronics, Verilog, and VHDL).

    $124 (Avg Bid)
    $124 Ср. ставка
    17 ставки

    The aim of the project is to design a BIST controller to insert and detect the faults (defect) like Read ...disturbance, Erase disturbance, Program disturbance, SAF, TF, ADF, CFs, TF, NPSF, Retention fault in FLASH memory by using BIST algorithm like March algorithm using verilog or VHDL in Xilinx or Modelsim. Need Simulation waveforms for the same.

    $410 (Avg Bid)
    $410 Ср. ставка
    2 ставки
    Vhdl LCD finctional Завершено left

    In ready projekt on vhdl (tic tac toe game) I need to add state od the gamę on LCD [войдите, чтобы посмотреть URL]

    $32 (Avg Bid)
    $32 Ср. ставка
    5 ставки
    Write VHDL Code in Zedboard Завершено left

    I need to write a VHDL code for transfer data from 2 zedboard using ethernet without using a zynq-processor

    $208 (Avg Bid)
    $208 Ср. ставка
    12 ставки

    I have a short project to do for an Altera 5M160Z CPLD (160 LE). This board has a 16-bit bus from a MCU and 8 control lines and output to a 10-pin port. What I need is a VHDL project (Quartus) that will implement a custom full duplex parallel to serial design. Development using simulation is fine.

    $18 / hr (Avg Bid)
    $18 / hr Ср. ставка
    10 ставки
    Evaluate embedded operating system Завершено left

    add memory protection into the operating system, This project needs both hardware and software knowledge, you will be creating / implementing OS functions on the PicoBla...hardware and software knowledge, you will be creating / implementing OS functions on the PicoBlaze, programming in assembler. You may also need to modify the hardware using VHDL.

    $520 (Avg Bid)
    $520 Ср. ставка
    10 ставки
    2 simple C and VHDL tasks! -- 2 Завершено left

    Hello guys I will need these simple tasks for $10USD the deadline is today 8 September. Description In C language, i will need embedded a median filter that I need to pass after a FPGA microblaze with image data (128x128) (with and without cache memory). I would like comments on the code and the new resulting image as deliverables. I attach the image table in the files section. Thank you a lot...

    $111 (Avg Bid)
    $111 Ср. ставка
    1 ставки
    2 simple C and VHDL tasks! Завершено left

    Hello guys I...cache memory). I would comments on the code and the resulting image as deliverables. 2) I need just a divider in vhdl language to pass through and confirm with numbers that it works. Again comments on the code please. P.S.: 8 by 8 vhdl integer divider I attach the image table in the files section. Thank you a lot for your bidding :)

    $25 (Avg Bid)
    $25 Ср. ставка
    2 ставки

    écrire un code vhdl , pour DE0 nano , permettant de lire la température a partir d'une entrée analogique avec un LM19 et en sortie il faut emmètre des son avec un buzzer ( différent fréquence en fonction de la température )

    $36 (Avg Bid)
    $36 Ср. ставка
    2 ставки
    2 simple C and VHDL tasks Завершено left

    Hello guys I will ...language, i will need embedded a median filter that I need to pass after a FPGA microblaze with image data (128x128) (with and without cache memory) 2) I need just a divider in vhdl language to pass through and confirm with numbers that it works I attach the image table in the files section. Thank you a lot for your bidding :)

    $28 (Avg Bid)
    $28 Ср. ставка
    3 ставки
    VHDL help - Long Term Завершено left

    I need help with the structural in Xilinx. I will give you full details. Regards

    $24 (Avg Bid)
    $24 Ср. ставка
    23 ставки

    ...looking for Electrical & Electronics engineer Mechanical Engineer Civil Engineer Engineers should be expert in following fields Arduino Matlab Raspberry Pi FPGA Verilog/VHDL Python PCB Design (Eagle/Altium) Solidworks AutoCAD if you are expert in any of above mentioned fields then you can place a bid. We will prefer fresh Freelancers but having

    $38 (Avg Bid)
    $38 Ср. ставка
    110 ставки

    Hi, my name is Paride, nice to meet you. i have got your conctact from Alessandro, a classmate. I am working on a easy Vhdl project, i already wrote all the code, the simolulation is working, but i need your help for two fast tasks: • I need to assign the pins on my FPGA, i can't find the correct pin of 2 serial signals. • i need you to check if the

    $58 (Avg Bid)
    $58 Ср. ставка
    1 ставки
    ADC - VHDL Implement Завершено left

    Implement an AD2949 IC input block and some more

    $530 (Avg Bid)
    $530 Ср. ставка
    11 ставки

    I want a content writer who knows digital design or digital electronics and vhdl subjects very well.

    $83 (Avg Bid)
    $83 Ср. ставка
    21 ставки
    PRESENT-80 Завершено left

    Hi there! I'm based in Ahmedabad, India. This project is related to lightweight cipher, cryptography. I have attached a pdf containing information relevant to this project w...design so that I can perform power analysis on it. Need the code properly working in two days. I looking for a Clock based implementation on existing design Language used : VHDL

    $55 (Avg Bid)
    $55 Ср. ставка
    4 ставки

    Hi there! I'm based in Hyderabad, India. This project is related to cryptography. I have attached a pdf containing information relevant to this project which can be found...clock based design so that I can perform power analysis on it. Need the code properly working in two days. Note: Clock based implementation on existing design Language used : VHDL

    $30 (Avg Bid)
    $30 Ср. ставка
    2 ставки

    Науково-дослідний проект в галузі неруйнівного контролю. ____________________________________________________________ Scientific research project in the field of non-destructive testing.

    $390 (Avg Bid)
    $390 Ср. ставка
    3 ставки

    Hi there! I'm based in Hyderabad, India. This project is related to cryptography. I have attached a pdf containing information relevant to this project which can be ...individual modules are successfully executing but the final result doesn't appear which you can help me in debugging the same ) Note: Problem in debugging the code Language used : VHDL

    $158 (Avg Bid)
    $158 Ср. ставка
    9 ставки
    need expert on VHDL Завершено left

    expert on VHDL is need for a project on digital thermostat. This is a simple task. expert only should bid

    $73 (Avg Bid)
    $73 Ср. ставка
    20 ставки