Фильтр

Мои последние поисковые запросы
Фильтровать по:
Бюджет
по
по
по
Навыки
Языки
    Статус работы
    302 vlsi project freelancer работ(-а,-ы) найдено, цены указаны в USD
    VLSI Trainer 19ч. left

    We are looking for an experienced Freelancer trainer who can train on VLSI in Bangalore. The curriculum will be provided by the company for the same.

    $766 (Avg Bid)
    $766 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    10 ставки

    Hello, I have made a SAR 8 bits binairy coded ADC using method of 2 steps Successive Approximation, but it is a bit buggy. I need very experienced engineer in this field, otherwise it would just be loosing time. The simulation must be done in Cadence Virtuoso 6.x Thanks !

    $40 (Avg Bid)
    $40 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    2 ставки
    6095 - Need of Xylinx Developers Завершено left

    Design and optimization of low power VLSI circuits for Leakage power reduction using Clock Gating with GSA

    $195 (Avg Bid)
    $195 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    4 ставки

    ...tracking device for a specific application. I am seeking a solution that is an android and IOS application that is designed to track and locate a sensor (IOT, GPS, RF or other VLSI) technology that is embedded within a projectile that is no larger than 1.68-inches (42.7mm) in width, height and length. The IOS and Android applications should be able to

    $318 (Avg Bid)
    Соглашение о неразглашении
    $318 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    20 ставки
    TCL automation VLSI Завершено left

    I want to parse a log file and use regexp to filter some patterns and put them in output log file. I have the script. 1- put the -p and -ig inside text files and feed it to code. like this: [войдите, чтобы посмотреть URL] -i [войдите, чтобы посмотреть URL] -o [войдите, чтобы посмотреть URL] -p [войдите, чтобы посмотреть URL] -ig [войдите, чтобы посмотреть URL] [войдите, чтобы посмотреть URL] is: ...

    $108 (Avg Bid)
    $108 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    5 ставки
    6095 - Developers in Xylinx - 30/04/2018 01:42 EDT Завершено left
    ПОДТВЕРЖДЕН

    Design and optimization of low power VLSI circuits for Leakage power reduction using Clock Gating with GSA

    $180 (Avg Bid)
    $180 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    8 ставки

    Project description is under: [войдите, чтобы посмотреть URL] Will provide a good reference as well.

    $36 (Avg Bid)
    $36 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    5 ставки

    Sequential Circuit Design Look at the project description, zip files have the actual images. Also attached a reference.

    $34 (Avg Bid)
    $34 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    5 ставки

    Sequential Circuit Design Look at the project description, zip files have the actual images. Also attached a reference.

    $15 - $25 / hr
    $15 - $25 / hr
    0 ставки
    VLSI coding language Завершено left

    I need help in VLSI coding language, micro controller , C++ and C

    $436 (Avg Bid)
    $436 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    9 ставки
    $23 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    4 ставки
    magic VLSi Завершено left

    ...schematic of a CMOS 3-input XOR gate. 1- Size the transistors Use the smallest integer widths to achieve ratio of 1(i.e. equal rising and falling resistances) 2- Use Magic VLSI layout tool to Design your layout of the sized design then use irsim to simulate your design (all combinations of input A,B,C). The report should include the following.

    $39 (Avg Bid)
    $39 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    5 ставки
    VLSI homework Завершено left

    everything is clear in the PDF .................................................................................................................................................................................regards

    $50 (Avg Bid)
    $50 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    1 ставки

    i need 3 to 4 papers review for the paper with brief explanation which is related to VLSI electronics

    $162 (Avg Bid)
    $162 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    2 ставки
    $172 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    5 ставки

    Build a basic building block of the Carry-Skip adder and test it for functionality in LTSpice. Description is in: [войдите, чтобы посмотреть URL] Reference: [войдите, чтобы посмотреть URL]

    $28 (Avg Bid)
    $28 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    9 ставки

    Aim is to design a successive approximation register based analog to digital converter using cadence tool (any vlsi back end tool)

    $954 (Avg Bid)
    $954 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    8 ставки
    Logo Design Завершено left

    ...Indian Defence and production agencies. Setup by an experienced team of engineers from the industry to carry-out research, design, development and manufacturing in the field of VLSI and Embedded systems. PCB services from the initial stage of Conception to last stage of Manufacturing and Production are provided with a desire to bring the best within us

    $35 (Avg Bid)
    $35 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    20 ставки

    VLSI developer expertise enhanced in optimization concepts are required

    $512 (Avg Bid)
    $512 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    7 ставки

    ...need a project suggestion for a masters project in VLSI testing and verification using Synopsis EDA tools for sequential circuits, because I have to submit a project proposal. Once a project suggestion seems acceptable, I will need help in finishing the project with desired outputs and compare the same with FPGA implementation. By bid for project...

    $593 (Avg Bid)
    $593 \u0421\u0440. \u0441\u0442\u0430\u0432\u043a\u0430
    9 ставки