Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Нанять Verilog / VHDL Designers

Фильтр

Мои последние поисковые запросы
Фильтровать по:
Бюджет
по
по
по
Тип
Навыки
Языки
    Статус работы
    5 работ(-а,-ы) найдено, цены указаны в USD
    FPGA Content Writer 6 дней(-я) left

    We are looking for an experienced FPGA developer to write technical documentation related to Xilinx and Verilog development as well as custom hardware accelerators. Content is in the form of educational papers for semi-technical audience. Each article/paper is expected to be around 1900 words (4-5 pages, plus custom diagrams/infographics). Candidates must be able to prove experience in RTL/Verilo...

    $114 (Avg Bid)
    $114 Ср. ставка
    8 ставки

    Pipelined MIPS Processor Design pazar akşamına akşam 12 ye yani yarına kadar acildir. this is urgent. it has time until tomorrow night at 12

    $10 - $30
    $10 - $30
    0 ставки
    FGPA programmer 5 дней(-я) left

    We require an FPGA programmer work with us in the development of 2 module designs for a prototype system. Module 1 will include communication with an image sensor via MIPI CSI2, and writing image data to local memory. Module 2 will have an FPGA that will control multiple MIPI stream processing and other some other functions.

    $32 / hr (Avg Bid)
    $32 / hr Ср. ставка
    21 ставки

    1. Design a PV integrated grid system 2. Introduce a noise into the circuit and observe performance (how the noise is affecting the behaviour) 1. Introduce a filter to suppress the noise (high frequency, 18-30MHz) *The explanation is as important as the model *MUST be done in PLECS PRICE DEPENDS ON WHAT CAN BE OFFERED FOR THE PROJECT

    $51 (Avg Bid)
    $51 Ср. ставка
    4 ставки
    Add RAM to my circuit using logisim 2 дней(-я) left
    ПОДТВЕРЖДЕН

    Add RAM to my circuit using logisim

    $21 (Avg Bid)
    $21 Ср. ставка
    5 ставки