Designing a testbench in verilog

Закрыт

26 фрилансеров(-а) подали заявки на эту работу; средняя заявка - ₹1437

ahmedmohamed85

A proposal has not yet been provided

₹1500 INR за 1 день
(239 отзывов(-а))
7.4
raulbehl

Hello! Please check my reviews to know a bit about me ! Thank you

₹1500 INR за 1 день
(20 отзывов(-а))
4.8
SANGITAR

I am ready to take on the task,have proficiency with verilog. you can expect 100 percent time bound results, will complete asap.

₹2250 INR за 1 день
(3 отзывов(-а))
4.1
₹5555 INR за 1 день
(10 отзывов(-а))
4.1
SqUa11

Hello, My name is Mohamed. I have 5 years experience in VHDL and VErilog. I checked your project description and I can handle ur task contact me for more details. Regards

₹1300 INR за 1 день
(12 отзывов(-а))
3.7
rohi1710rohi1710

Hi, -FPGA design engineer since last 7 years -Expertise in verilog/VHDL Please find below details of the projects TSMAC Hardware acceleration(3months) The project is to develop hardware acceleration block for TS Больше

₹1500 INR за 1 день
(4 отзывов(-а))
3.8
₹1300 INR за 2 дней(-я)
(10 отзывов(-а))
3.8
₹1500 INR за 1 день
(4 отзывов(-а))
3.4
abuzduga

Do you want support for assertions in your testbench ? SVA ? Do you have a timing diagram ? Is there a need for special software, like Quartus or Modelsim ?

₹1250 INR за 2 дней(-я)
(1 отзыв)
2.3
luffy08

Hello sir, I am a professional hardware engineer. I've done many projects on IP core using Verilog. It would be my pleasure to work on your project. Please contact me to discuss the details. Thank you for your cons Больше

₹1500 INR за 1 день
(3 отзывов(-а))
2.4
pepsmich

Hi, I can help you get this done. I did at least 2 vhdl codes in this site and both had testbenches for simulation. I cannot see any attached file. Should you be interested, please let me know.

₹1300 INR за 1 день
(1 отзыв)
2.1
jasnaikaran

Hello, I am an electronics engineer having experience of FPGA based digital system design for more than 5 years.

₹850 INR за 1 день
(2 отзывов(-а))
2.0
KapilanLearn

I ahve the experience of implementing a full processor in fpga using verilog which required much of test bench works. l can surely do it

₹1250 INR за 3 дней(-я)
(0 отзывов(-а))
0.0
READPak

I have been writing Verilog codes for FPGA's for the last ten years. Hoping to receive a favorable response. Thanks

₹1300 INR за 5 дней(-я)
(0 отзывов(-а))
0.0
₹1550 INR за 1 день
(0 отзывов(-а))
0.0
praveenmaddirala

A proposal has not yet been provided

₹1300 INR за 1 день
(0 отзывов(-а))
0.0
joshipriyankk

- test bench in verilog / system verilog . - possible test case list with standard test bench code. - verification environment architecture. - batch mode display for important signal.

₹1150 INR за 1 день
(0 отзывов(-а))
0.0
mahmoudmaher2011

I think you need someone with great verification experience, and I worked in multinational companies before.

₹1300 INR за 1 день
(0 отзывов(-а))
0.0
Garima031

I want to try this in a minimum span.

₹900 INR за 2 дней(-я)
(0 отзывов(-а))
0.0
vw1736128vw

Hello, I'm an experienced IC design engineer and I can help in achieving what is required. So please feel free to contact me in order to get more details on the requirements so that we can plan the work to do. Best Больше

₹1300 INR за 1 день
(0 отзывов(-а))
0.0