Verilog/VHDL blocks for Virtex-7 FPGA

We need a Verilog/VHDL developer to write some simple blocks for the Virtex-7 FPGA. The development environment is Xilinx Vivado.

There are 5 blocks in total with the following functionalities:

1. CM Memory: Write a wrapper for the Xilinx xpm_memory to fit our bus requirements and testbench.

2. RDM Memory: Write a wrapper for the Xilinx xpm_memory to fit our bus requirements and testbench.

3. Clock-gen: Configure Xilinx PLL to generate the system clock and some divided clocks. Write testbench.

4. Latch block: Write a simple latch logic to control some outputs and testbench.

5. UART: Run verification on our IP with an existing testbench.

More information available for suitable candidates upon request

Навыки: Электротехника, Электроника, FPGA, Verilog / VHDL

Показать больше: assemblyx86 verilog vhdl, verilog vhdl programmers, freelance verilog vhdl rtl digital designs, digital system design with fpga: implementation using verilog and vhdl pdf, xilinx block ram vhdl example, verilog infer ram, digital system design with fpga pdf, xilinx block ram verilog example, vivado infer block ram, 7 series fpgas libraries guide, block ram size, circuit design, electronics, electrical engineering, freelance asic vlsi fpga verilog vhdl, outsource asic vlsi fpga verilog vhdl, verilog vhdl converter, conversion verilog vhdl, bids project verilog vhdl, convert verilog vhdl

О работодателе:
( 3 отзыв(-а, -ов) ) SAN SEBASTIAN, Spain

ID проекта: #19741210



Dear sir I have more than 10 years experience in digital design using Xilinx FPGA, i can do all the required 5 Tasks perfectly, please message me so that we can discuss Best regards

€555 EUR за 5 дней(-я)
(417 отзывов(-а))

10 фрилансеров(-а) готовы выполнить эту работу в среднем за €433


Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. I am really suitable for job description: First: I a Больше

€500 EUR за 10 дней(-я)
(89 отзывов(-а))

Hello I have over 10 years experience using Xilinx devices and working with Vivado. I would be happy to supply some example code that I have produced if that would be of interest. Thanks Jon

€666 EUR за 5 дней(-я)
(4 отзывов(-а))

A Data Scientist with experience in Python, R programming, R Shiny, R studio and anything related to data science and python Master in Engineering, Electrical and Electronic Engineer, who is dynamic, reliable, resou Больше

€250 EUR за 10 дней(-я)
(12 отзывов(-а))

I have 10 years of experience in design and verification using Verilog. This task is quite simple with me. Please message me. Best regards.

€250 EUR за 7 дней(-я)
(5 отзывов(-а))

Hi! I have successfully finished a lot of FPGA projects, one of them found here, on Freelancer.com, you may find my employer feedback. Please contact me via chat to discuss implementation details of your requirements.

€555 EUR за 10 дней(-я)
(2 отзывов(-а))

I've more than four years of industrial experience in FPGA, ASIC Design using VHDL, Verilog/Systemverilog. I've done multiple projects on Communication protocols and high speed signal processing. I've used multiple RAM Больше

€555 EUR за 10 дней(-я)
(2 отзывов(-а))

I am an European freelancer having 5 6 years of experience on fpgas using VHDL and verilog. I designed many Signal processing and communications systems in the industry and also here I have some big projects as you can Больше

€250 EUR за 7 дней(-я)
(9 отзывов(-а))

I am working on Xilinx FPGAs for 3 yrs from now. Zynq and UltraScale+. Get the smallest block of problem. I will provide the solution. If you liked my way of working. We will go further.

€250 EUR за 4 дней(-я)
(0 отзывов(-а))

Hi Sir, I have five years of experience in FPGA design. And I have strong skill in Verilog/VHDL coding. I have certification of Xilinx about design methodological. Below are some of the skill that I worked before: Больше

€500 EUR за 7 дней(-я)
(0 отзывов(-а))