Vivado 2016.1 will be used.
Create a testbench and simulate it in ModelSim with the help of the
already provided script files.
Design a synchronous system in VHDL which controls a two-storied elevator (ground floor and first floor). You will implement it with a two-process FSM as described above. The clock signal has a frequency of 10 MHz. The circuit should be initialized with a high-active reset signal. After a reset the elevator is always situated at the ground floor.
The controller has six inputs (in addition to clock and reset):
Button GF inside the cabin to descend to the ground floor (gf_cab_i).
Button F1 inside the cabin to ascend to the first floor (f1_cab_i).
Button UP located on the ground floor to call the elevator cabin (gf_call_i).
Button DOWN located on the first floor to call the elevator cabin (f1_call_i).
One sensor to determine if the cabin has reached the ground floor (gf_end_i)
Another sensor to determine if the cabin has reached the first floor (f1_end_i).
The output of the FSM controls the elevator engine (engine_o):
“10” moves the cabin down.
“00” stops the cabin.
“01” moves the cabin up.
“11” illegal state.
Draw the state diagram of the controller. (Hint: there are probably four states: GF, F1, UP,
Code the FSM in VHDL and split it into two processes as described above
What do you think will be generated out of the VHDL code you have written (DFF or
Compare the two versions of FSM. What do you think are the benefits of the one-process
method and of the two-process method?
Create a testbench for your design and simulate it with ModelSim
11 фрилансеров(-а) в среднем готовы выполнить эту работу за €39
Compare the two versions of FSM. What do you think are the benefits of the one-process method and of the two-process method? With one process all outputs are DFF so they are delayed one cycle repect to the inputs.
firstly i tought that ı can do this project for 50 euro but when i saw someone bidded 8 euro it maked me lough :D then i decided to do this project freely, of course if you want :)
I'm an experienced FPGA engineer have expertise in RTL coding and Xilinx platforms. Im interested and willing to work in your project. Let's discuss the details