Завершен

fft verilog code for project

Поручен:

moaazkh96

Hi, I am a senior digital design engineer, I have a broad knowledge of digital design in ASIC and FPGA using both VHDL and Verilog. I am using Vivado, ISE, and Quartise for FPGA, using DC, ICC, and prime-time for ASIC. Больше

₹850 INR за 7 дней(-я)
(2 отзывов(-а))
2.1