Закрыт

design verification engineer

• Strong knowledge Design & Verification methodologies of either of these (Times/Untimed SW Models), RTL IP, VIPs, UVM Env.

• Understanding of verification tools like Simulator, Synthesis etc.

• Hands on experience on C/C++, System Verilog, UVM, SystemC, RTL

• Understanding of some of the standard protocol interfaces like AMBA, Automotive, PCIe, USB etc.

• Excellent written and verbal interpersonal skills

• Self-motivated and great teammate

Навыки: Verilog / VHDL, Электроника, Микроконтроллер, Электротехника, Техника

О клиенте:
( 0 отзыв(-а, -ов) ) Delhi, India

ID проекта: #34731118

9 фрилансеров(-а) готовы выполнить эту работу в среднем за $54/час

(7 отзывов(-а))
8.5
ducdctoandh

Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. I am really suitable for job description: First: I am an Больше

$40 USD / час
(94 отзывов(-а))
6.9
sohailnagra

I am interested in applying for the Verification Engineer Position. I have worked on many communications interfaces like CXL (PCIe), Ethernet, SPI, UART, etc. I have also designed a simple MAC transceiver 100Mbps durin Больше

$60 USD / час
(14 отзывов(-а))
4.6
(9 отзывов(-а))
4.3
ykuta

Hello I am an skillful electrical engineer. I have full experiences with Microcontroller programming,circuit design and control system design. I have read your description carefully and have full of confidence since I Больше

$60 USD / час
(1 отзыв)
1.8
Hbs3401

Hi sir, I am a electronics and communication engineer, I have knowledge of Verilog, System Verilog, UVM. I can write code for this languages more efficiently, If you are interested Please reply me. I am waiting for y Больше

$60 USD / час
(1 отзыв)
0.7
convabhi

I am lead verification engineer in nxp india pvt ltd and good knowledge of verilog, system verilog ,uvm and vmm. I have hands on experience on functional coverage and assertions and worked on ahb, axi, apb protocols. H Больше

$80 USD / час
(0 отзывов(-а))
0.0
vamsiakula17

working as rtl trainee... hope i would be a great choice for your requirements..i have great amount of knowledge in verilog and good amount of knowledge in sv as well.

$30 USD / час
(0 отзывов(-а))
0.0
husainahmed154

Hello, This is Dr. Husain. Done PhD in Embedded Systems from France. Have worked on several industrial assignments. I have the following experience. 1) Verification and validation of a High Performance RISC Process Больше

$60 USD / час
(0 отзывов(-а))
0.0