Закрыт

Multicycle project -- 2

4 фрилансеров(-а) готовы выполнить эту работу в среднем за $35

vinendra77

Hi, I am Mtech graduate from IIT Roorkee and working on Hardware Description Languages Verilog and VHDL for the past 3 years. I have done many Digital system design projects using RTL design and FSM and had a working Больше

$40 USD за 2 дней(-я)
(21 отзывов(-а))
3.7
IuriiSaakian

Hi I can help you with my skill. I have many experiences with VHDL/Verilog. Please let me know your project more detail. I will serve good result if you hire me. Thank you.

$50 USD за 1 день
(0 отзывов(-а))
0.0
venkateshsatharu

I am Working with wide range of FPGAs and SOCs avaliable in the market from Intel and Xilinx. Worked for more than 6 years in industry with good track record on all over tasks to handle. can do this for you , ping me f Больше

$30 USD за 2 дней(-я)
(0 отзывов(-а))
0.0
rafean

Hello, I have more than 9 years of experience working with VHDL code for Xilinx devices. Let me know more about your needs.

$20 USD за 7 дней(-я)
(0 отзывов(-а))
0.0