Need an FPGA, Verilog tutor and mentor

Looking for an experienced fpga engineer to help me get going with Verilog and just basic fpga planning, resource allocation , memory controllers, ip use. Multiple sessions [Removed by Freelancer.com Admin for offsiting - please see Section 13 of our Terms and Conditions] maybe 3 times a week 1 hour per session

Навыки: Verilog / VHDL, FPGA, Электроника, Электротехника, Схемотехника

Показать больше: looking altium engineer, based company looking experienced qualified call center provider, looking experienced myspace layout designers, freelance asic vlsi fpga verilog vhdl, outsource asic vlsi fpga verilog vhdl, looking experienced graphic design, looking experienced translators video games, fpga verilog projects fft, looking experienced webmaster, looking electronic engineer, fpga verilog fft, looking experienced posters refundable fee paid, looking experienced programer wow, looking experienced product designer engineer, need a veccany of an lees experienced mechanical engineer in uae, experienced engineer looking for job in nepal

О работодателе:
( 2 отзыв(-а, -ов) ) San Diego, United States

ID проекта: #30067117

6 фрилансеров(-а) готовы выполнить эту работу в среднем за $19/час


Hello, thank you for your job posting. I read your description about your project I am a senior electrical engineer. I have plenty of experience in firmware development and micro-controller developments. I can write t Больше

$20 USD / час
(12 отзывов(-а))

Hi there, I have read your project description and I am confident about your project I can do perfectly. Please leave a message on my chat so we can discuss the budget and deadline of the project. Thanks. regard , fa Больше

$20 USD / час
(13 отзывов(-а))

Hello, I hope this finds you well. I have just seen your project requiring; Electronics Verilog / VHDL Electrical Engineering Circuit Design FPGA I believe that my 8-year experience in this field is what you need rig Больше

$20 USD / час
(15 отзывов(-а))

Dear sir, I am a digital design engineer expert in FPGA and ASIC design flows using Verilog and VHDL programming. Also, I am experienced with Vivado, ISE, Vivado IPs, SDK, Quartus, Design Compiler, IC Compiler and othe Больше

$15 USD / час
(16 отзывов(-а))

Hi, I am Mtech graduate from IIT Roorkee and working on Hardware Description Languages Verilog and VHDL for the past 3 years. I have done many Digital system design projects using RTL design and FSM and had a working Больше

$15 USD / час
(18 отзывов(-а))
(0 отзывов(-а))