programmable delay generation on Xilinx FPGA

Xilinx FPGA-based implementation of the parameterized delay line with good resolution, say in steps of 10ps and good delay range say 512 steps and with minimum FPGA resources say less than 2% utilization.


1. RTL code in Verilog/SV/VHDL and Xilinx Syntheis scripts

2. TB and Verification environment (with parameters) and results

3. Documentation with Architecture Diagram, Algorithm with Flow chart etc

Навыки: Verilog / VHDL, FPGA, Электроника, Цифровой дизайн

Показать больше: fpga based ecg analysis system, xilinx fpga freelancer, voucher generation software java based, cyclone fpga adc implementation, fpga based ecg analysis system system generator, fpga based ecg, xilinx fpga programer consultant, fpga based projects, fpga based projects converter, fpga pci implementation vhdl, projects based fpga based spartan kit, xilinx fpga adc dac, xilinx fpga project, fpga based companies india, xilinx fpga bts, write function definition using array based implementation, fpga based image processing, fpga based oscilloscope, xilinx fpga raw rgb, ps2 keyboard interface design xilinx fpga vhdl spartan

О работодателе:
( 0 отзыв(-а, -ов) ) Bengaluru, India

ID проекта: #28784262

11 фрилансеров(-а) готовы выполнить эту работу в среднем за $425


Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG and about 200 JOB completed. I am really suitable for job de Больше

$750 USD за 7 дней(-я)
(90 отзывов(-а))
(34 отзывов(-а))

Hello team. We have seen your requirement is that you need help with parameterized delay generation algorithm. We can do this with fractional delay generation based on fir filter which is most useful for radar based a Больше

$250 USD за 1 день
(15 отзывов(-а))

Dear sir, I am a digital design engineer, expert in Verilog and VHDL programming. Also, I am experienced with Vivado, Vivado IPs, and others. I am interested to do your project. Please contact me to know more details.

$250 USD за 5 дней(-я)
(4 отзывов(-а))

Xilinx FPGA Expert Here I carefully read your project requirements and I understand that you want to design RTL code in Verilog + Test Bench + complete report. Yes I will design it for you just in 2 days because I am e Больше

$500 USD за 1 день
(5 отзывов(-а))

Hi, I am a VHDL and FPGA developer I can do the task perfectly. Please contact me to discuss more details.

$750 USD за 7 дней(-я)
(1 отзыв)

Am full-time freelancer expert in Electrical & Electronic Circuit Designing & Simulation, PCB Designing, Consultancy of different types of Electrical & Electronic Problem. I have worked on both Verilog and Bitstream FP Больше

$500 USD за 7 дней(-я)
(0 отзывов(-а))

I have experience work with FPGA for 3 years. I will help you to receiving a result as soon as possible.

$333 USD за 1 день
(0 отзывов(-а))

Hi, Currenty i am working as FPGA engineer and i am working on the Xilinx's FPGA. I want to update my skills and work on the different projects. I am very interested to work on this project. Please share more details.

$290 USD за 15 дней(-я)
(0 отзывов(-а))

I am a RTL design engineer I will do it............................................................

$300 USD за 5 дней(-я)
(0 отзывов(-а))

I am currently pursuing my Masters in electrical engineering and have developed great expertise in FPGA programming. I am willing to work on your project. Looking forward for a positive response. Regards

$500 USD за 1 день
(0 отзывов(-а))