I need a VHDL code of LVDS transmission between two FPGA`s. It is a 4 lane LVDS operating at 833.33MHz to transfer information from USART of 1st FPGA to USART of 2nd FPGA.
4 фрилансеров(-а) готовы выполнить эту работу в среднем за $81
Hi, Im a FPGA developper. i have 4 year of experince. i can do this project with in time and less budge. Please check my profile,contact me for further discusion. [Chating about project is free in this site]